Age | Commit message (Collapse) | Author | Files | Lines |
|
(cgen_parse_{signed,unsigned}_integer): Delete min,max arguments.
|
|
return actual size of register, 0 if not applicable, -1 of legacy
implementation.
|
|
* dvp.h (VU_FLAG_[IEMDT]): New macros.
|
|
|
|
* d10v-opc.c (d10v_predefined_registers, d10v_operands, d10v_opcodes):
Split OPERAND_ACC into OPERAND_ACC0 and OPERAND_ACC1.
Introduce OPERAND_GPR.
* d10v-dis.c (print_operand): Likewise.
include/opcode:
* d10v.h (OPERAND_ACC): Split into:
(OPERAND_ACC0, OPERAND_ACC1) .
(OPERAND_GPR): Define.
gas/config:
* tc-d10v.c (parallel_ok, find_opcode):
Split OPERAND_ACC into OPERAND_ACC0 and OPERAND_ACC1.
Introduce OPERAND_GPR.
|
|
(CGEN_HW_ENTRY): New member `type'.
(hw_list): Delete decl.
(enum cgen_mode): Declare.
(CGEN_OPERAND): New member `hw'.
(enum cgen_operand_instance_type): Declare.
(CGEN_OPERAND_INSTANCE): New type.
(CGEN_INSN): New member `operands'.
(CGEN_OPCODE_DATA): Make hw_list const.
(get_insn_operands,lookup_insn): Add prototypes for.
|
|
|
|
(CGEN_HW_ENTRY): Move `next' entry to end of struct.
(CGEN_KEYWORD_MAX_ATTRS): Renamed from CGEN_MAX_KEYWORD_ATTRS.
(CGEN_OPERAND_MAX_ATTRS): Renamed from CGEN_MAX_OPERAND_ATTRS.
|
|
* tic30.h: New file.
|
|
|
|
|
|
Delete old txvu stuff.
|
|
Checkin to facilitate a component name change.
|
|
(txvu_operand): Add opcode,operand,mods arguments consistently to
each of the parse/insert/extract/print routines.
|
|
|
|
|
|
instruction rather than instruction itself. Result of insert is
`void'. Add decls for dma, pke, gpuif support.
|
|
|
|
|
|
function there is a reloc on this line.
|
|
|
|
Change prototype of cgen_asm_finish_insn to return a char *
|
|
|
|
|
|
|
|
|
|
|
|
|
|
(CGEN_ATTR): Make unsigned char.
(CGEN_ATTR_TYPE): Update.
(CGEN_ATTR_{ENTRY,TABLE}): New types.
(cgen_base): Move member `attrs' to cgen_insn.
(CGEN_KEYWORD): New member `null_entry'.
(CGEN_{SYNTAX,FORMAT}): New types.
(cgen_insn): Format and syntax separated from each other.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Add new compile time flag: COFFARM
|
|
* coff-sh.c (sh_coff_howtos): Add R_SH_SWITCH8 entry.
(get_symbol_value): Handle R_SH_SWITCH8.
(sh_relax_delete_bytes): Likewise.
include:
* coff/sh.h (R_SH_SWITCH8): New.
gas:
* config/tc-sh.c (SWITCH_TABLE_CONS): Handle (fix)->fx_size == 1.
(SWITCH_TABLE): Handle BFD_RELOC_8.
(md_apply_fix): #ifndef BFD_ASSEMBLER code: Handle fixP->fx_size == 1.
(coff_reloc_map): Add BFD_RELOC_8_PCREL entry.
(sh_coff_reloc_mangle): SWITCH_TABLE case: Handle BFD_RELOC_8.
PR 14155
|
|
|
|
|
|
{read,write}_mem to `int'. New member `magic'.
(CB_SYSCALL_MAGIC,CB_SYSCALL_INIT): New macros.
|
|
(host_callback): Pass stat struct pointer to stat,fstat.
(CB_SYS_nnn): Reorganize.
(CB_SYSCALL): New members p1,p2.
(cb_host_to_target_stat): Delete fourth arg.
|
|
isn't possible in sim-reason.c and just return the target SIGRC
instead.
For simulators that rely on sim-reason.c, replace SIG* with SIM_SIG*.
Hack nrun.c so that when it is executed (ARGV[0]) as `step' instead
of `run' it single steps the simulator. Allows testing of single step
without full GDB.
|
|
|
|
(OPERAND_FFLAG, OPERAND_CFLAG) .
* opcodes/d10v-opc.c (OPERAND_FLAG): Split into:
(OPERAND_FFLAG, OPERAND_CFLAG) .
(FSRC): Split into:
(FFSRC, CFSRC).
* gas/config/tc-d10v.c (parallel_ok, find_opcode):
Split OPERAND_FLAG into OPERAND_FFLAG and OPERAND_CFLAG.
Fix for PR 13985.
|
|
(host_callback): Add stat, fstat, syscall_map, errno_map, open_map,
signal_map, stat_map.
(errn_map,open_map): Renamed to cb_init_foo_map.
(cb_host_to_target_errno,cb_target_to_host_open): Renamed from
host_to_target_errno,target_to_host_open.
(cb_read_target_syscall_maps): Add prototype.
(cb_target_to_host_syscall): Likewise.
(cb_host_to_target_stat): Likewise.
(cb_syscall): Likewise.
(CB_SYS_{exit,open,close,read,write,lseek,unlink,getpid,kill,fstat,
argvlen,argv,chdir,stat,chmod,utime,time}): Define.
(CB_SYSCALL): New type.
(CB_RC): New enum.
|
|
progrms.
* include/remote-sim.h: Add extern "C" { so it can be used with C++
programs.
|
|
|