aboutsummaryrefslogtreecommitdiff
path: root/include/opcode
AgeCommit message (Expand)AuthorFilesLines
2018-04-16Remove tahoe supportAlan Modra1-232/+0
2018-04-11Remove i860, i960, bout and aout-adobe targetsAlan Modra2-1031/+0
2018-03-28Enhance the AARCH64 assembler to support LDFF1xx instructions which use REG+R...Nick Clifton1-0/+1
2018-03-14RISC-V: Add .insn support.Jim Wilson1-0/+21
2018-03-08x86: Remove support for old (<= 2.8.1) versions of gccH.J. Lu1-6/+0
2018-02-27[ARM] Remove ARM_FEATURE_COPY macroThomas Preud'homme1-9/+0
2018-02-20MIPS16/opcodes: Free up `M' operand codeMaciej W. Rozycki1-3/+2
2018-01-04RISC-V: Add 2 missing privileged registers.Jim Wilson1-4/+8
2018-01-03Update year range in copyright notice of binutils filesAlan Modra72-72/+72
2017-12-28RISC-V: Add missing privileged spec registers.Jim Wilson1-148/+208
2017-12-19Correct disassembly of dot product instructions.Tamar Christina1-0/+5
2017-12-19Add support for V_4B so we can properly reject it.Tamar Christina1-0/+1
2017-12-01Use consistent types for holding instructions, instruction masks, etc.Peter Bergner1-7/+15
2017-11-16Add new AArch64 FP16 FM{A|S} instructions.Tamar Christina1-1/+3
2017-11-15Separate the new FP16 instructions backported from Armv8.4-a to Armv8.2-a int...Tamar Christina1-1/+2
2017-11-09Enable the Dot Product extension by default for Armv8.4-a.Tamar Christina1-1/+2
2017-11-09Adds the new Fields and Operand types for the new instructions in Armv8.4-a.Tamar Christina1-0/+7
2017-11-09Split the ARM Crypto ISA extensions for AES and SHA1+2 into their own options...Tamar Christina1-0/+5
2017-11-09Change the type of the aarch64_feature_set typedef to unsigned long long so t...Nick Clifton1-1/+1
2017-11-08Split the AArch64 Crypto instructions for AES and SHA1+2 into their own optio...Nick Clifton1-0/+2
2017-11-08Adds command line support for Armv8.4-A, via the new command line option -mar...Jiong Wang1-2/+7
2017-11-07RISC-V: Add satp as an alias for sptbrPalmer Dabbelt1-2/+5
2017-11-07This patch similarly to the AArch64 one enables Dot Product support by defaul...Tamar Christina1-19/+28
2017-11-02aarch64: Remove AARCH64_FEATURE_F16 from AARCH64_ARCH_V8_2Siddhesh Poyarekar1-1/+0
2017-10-25PR22348, conflicting global vars in crx and cr16Alan Modra2-14/+3
2017-10-24RISC-V: Only relax to C.LUI when imm != 0 and rd != 0/2Andrew Waterman1-1/+1
2017-10-12FT32: support for FT32B processor - part 1James Bowman1-3/+386
2017-09-11nds32: Rename __BIT() to N32_BIT().Kuan-Lin Chen1-2/+2
2017-08-24[PowerPC VLE] Add SPE2 and EFS2 instructions supportAlexander Fedotov1-0/+14
2017-08-21[PowerPC VLE] Add LSP (Lightweight Signal Processing) instruction supportAlexander Fedotov1-0/+3
2017-07-19[ARC] Add SJLI instruction.Claudiu Zissulescu1-0/+1
2017-07-19[ARC] Add JLI support.John Eric Martin1-1/+14
2017-07-18Fix spelling typos.Yuri Chornovian1-2/+2
2017-06-30Add support for a __gcc_isr pseudo isntruction to the AVR assembler.Georg-Johann Lay1-0/+5
2017-06-30MIPS: Fix XPA base and Virtualization ASE instruction handlingMaciej W. Rozycki1-0/+3
2017-06-28[AArch64] Add dot product support for AArch64 to binutilsTamar Christina1-0/+2
2017-06-28[ARM] Assembler and disassembler support Dot Product ExtensionJiong Wang1-1/+4
2017-06-28MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor supportMaciej W. Rozycki1-5/+16
2017-06-24[ARM] Add support for ARMv8-R in assembler and readelfThomas Preud'homme1-1/+6
2017-06-24[ARM] Remove ARMv6S-M special casingThomas Preud'homme1-5/+7
2017-06-21[ARM] Rework Tag_CPU_arch build attribute value selectionThomas Preud'homme1-0/+1
2017-05-30S/390: Improve error checking for optional operandsAndreas Krebbel1-3/+4
2017-05-30S/390: Remove optional operand flag.Andreas Krebbel1-10/+6
2017-05-23[ARC] Update MAX_INSN_FLGS.claziss1-1/+1
2017-05-22x86: Add NOTRACK prefix supportH.J. Lu1-0/+1
2017-05-19binutils: support for the SPARC M8 processorJose E. Marchesi1-2/+23
2017-05-15MIPS16e2: Add MIPS16e2 ASE supportMaciej W. Rozycki1-5/+34
2017-05-14Fix match and mask for 64-bit bb opcode.John David Anglin1-1/+1
2017-05-10[ARC] Object attributes.Claudiu Zissulescu2-62/+98
2017-04-11Reorder PPC_OPCODE_* and set PPC_OPCODE_TMR for e6500Alan Modra1-43/+46
generated by cgit v1.1 at 2024-12-02 13:33:57 +0000