aboutsummaryrefslogtreecommitdiff
path: root/include/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2020-07-22libctf, link: add the ability to filter out variables from the linkNick Alcock1-0/+5
2020-07-22libctf, link: redo cu-mapping handlingNick Alcock1-0/+4
2020-07-22libctf, link: add lazy linking: clean up input members: err/warn cleanupNick Alcock1-0/+6
2020-07-22libctf, ld, binutils: add textual error/warning reporting for libctfNick Alcock1-0/+5
2020-07-22libctf: error out on corrupt CTF with invalid header flagsNick Alcock1-0/+6
2020-07-22libctf, next: introduce new class of easier-to-use iteratorsNick Alcock1-0/+16
2020-07-22libctf: add ctf_refNick Alcock1-0/+4
2020-07-22libctf: add ctf_archive_countNick Alcock1-0/+4
2020-07-22libctf: add ctf_member_countNick Alcock1-0/+4
2020-07-22libctf: add ctf_type_kind_forwardedNick Alcock1-0/+4
2020-07-22libctf: add ctf_type_name_rawNick Alcock1-0/+4
2020-07-22libctf: restructure error handling to reduce relocationsNick Alcock1-0/+5
2020-07-22include, libctf: typo fixesNick Alcock1-0/+4
2020-07-22ld: Properly override the IR definitionH.J. Lu1-0/+6
2020-07-11x86: Support GNU_PROPERTY_X86_FEATURE_2_TMMH.J. Lu1-0/+4
2020-07-09Support several new ELF auxiliary vector types on FreeBSD.John Baldwin1-0/+5
2020-07-09Remove powerpc PE supportAlan Modra1-0/+4
2020-07-04Add markers for binutils 2.35 branchNick Clifton1-0/+4
2020-06-30RISC-V: Support debug and float CSR as the unprivileged ones.Nelson Chu1-0/+6
2020-06-30RISC-V: Cleanup the include/opcode/riscv-opc.h.Nelson Chu1-0/+4
2020-06-29C++ commentsAlan Modra1-0/+6
2020-06-26libctf, binutils: support CTF archives like objdumpNick Alcock1-0/+4
2020-06-26m68k: tag floating-point ABI usedPat Bernardi1-0/+5
2020-06-25Remove the use of the register keyword in the libiberty.h header file - it is...Nick Clifton1-0/+5
2020-06-24Sync config, include and libiberty with GCCH.J. Lu1-0/+14
2020-06-22aarch64: Normalize and sort feature bit macrosAlex Coplan1-0/+50
2020-06-22Recognize some new Mach-O load commandsSaagar Jha1-0/+5
2020-06-22RISC-V: Report warning when linking the objects with different priv specs.Nelson Chu1-0/+6
2020-06-15xtensa: allow runtime ABI selectionMax Filippov1-0/+4
2020-06-15gold, ld: Implement -z start-stop-visibility=... option.Roland McGrath1-0/+4
2020-06-12RISC-V: Drop the privileged spec v1.9 support.Nelson Chu1-0/+8
2020-06-11[PATCH]: aarch64: Refactor representation of system registersAlex Coplan1-0/+5
2020-06-11asan: readelf: process_mips_specific buffer overflowAlan Modra1-0/+5
2020-06-06Rename PowerPC64 pcrel GOT TLS relocationsAlan Modra1-0/+8
2020-06-04opcodes: discriminate endianness and insn-endianness in CGEN portsJose E. Marchesi1-0/+5
2020-06-04opcodes: support insn endianness in cgen_cpu_openJose E. Marchesi1-0/+5
2020-06-03RISC-V: Fix the error when building RISC-V linux native gdbserver.Nelson Chu1-0/+6
2020-05-28PR26044, Some targets can't be compiled with GCC 10 (tilepro)Alan Modra1-0/+6
2020-05-27ld: Add --warn-textrel and obsolete --warn-shared-textrelH.J. Lu1-0/+8
2020-05-25ELF: Updated comments for ET_EXEC and ET_DYNH.J. Lu1-0/+4
2020-05-20[PATCH v2 0/9] RISC-V: Support version controling for ISA standard extensions...Nelson Chu1-0/+20
2020-05-19Fix the ARM assembler to generate a Realtime profile for armv8-r.Alexander Fedotov1-0/+5
2020-05-11Power10 Reduced precision outer product operationsAlan Modra1-0/+5
2020-05-11PowerPC Rename powerxx to power10Alan Modra1-0/+5
2020-04-30AArch64: add GAS support for UDF instructionAlex Coplan1-0/+5
2020-04-23arc: Add support for ARC HS extra registers in core filesAnton Kolesov1-0/+4
2020-04-22xtensa: fix PR ld/25861Max Filippov1-0/+6
2020-04-21Remove SH-5 remnantsAlan Modra1-0/+5
2020-04-15Unify the behaviour of ld.bfd and ld.gold with respect to warning about unres...Fangrui Song1-0/+7
2020-04-14Fixes for the magic number used in PDP11 AOUT binaries.Stephen Casner1-0/+5