aboutsummaryrefslogtreecommitdiff
path: root/include/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2018-10-09[PATCH, BINUTILS, AARCH64, 4/9] Add Execution and Data Restriction instructionsSudakshina Das1-0/+7
2018-10-09[PATCH, BINUTILS, AARCH64, 3/9] Add instruction SB for ARMv8.5-ASudakshina Das1-0/+5
2018-10-09[PATCH, BINUTILS, AARCH64, 2/9] Add Data procoessing instructions for ARMv8.5-ASudakshina Das1-0/+6
2018-10-09[PATCH, BINUTILS, AARCH64, 1/9] Add -march=armv8.5-a and related internal fea...Sudakshina Das1-0/+5
2018-10-08Separate header PT_LOAD for -z separate-codeAlan Modra1-0/+4
2018-10-05[Arm, 3/3] Add Execution and Data Prediction instructions for AArch32Sudakshina Das1-0/+5
2018-10-05[Arm, 2/3] Add instruction SB for AArch32Sudakshina Das1-0/+5
2018-10-05[Arm, 1/3] Add -march=armv8.5-a and related internal feature macros to AArch32Sudakshina Das1-0/+5
2018-10-05or1k: Add the l.adrp insn and supporting relocationsStafford Horne1-0/+8
2018-10-05or1k: Add relocations for high-signed and low-storesRichard Henderson1-0/+6
2018-10-03AArch64: Add SVE constraints verifier.Tamar Christina1-0/+8
2018-10-03AArch64: Refactor verifiers to make more general.Tamar Christina1-0/+5
2018-10-03AArch64: Refactor err_type.Tamar Christina1-0/+5
2018-10-03AArch64: Wire through instr_sequenceTamar Christina1-0/+5
2018-10-03AArch64: Mark sve instructions that require MOVPRFX constraintsTamar Christina1-0/+6
2018-10-03Make print_insn_s12z public.John Darrington1-0/+4
2018-10-02RISC-V: Add fence.tso instructionPalmer Dabbelt1-0/+5
2018-10-02[ARC] Entries to Changelog for previous commits.Cupertino Miranda1-0/+4
2018-09-21ELF: Don't include zero size sections at start of PT_NOTE segmentH.J. Lu1-0/+6
2018-09-20Andes Technology has good news for you, we plan to update the nds32 port of b...Nick Clifton1-0/+13
2018-09-20Handle missing Solaris auxv entriesRainer Orth1-0/+8
2018-09-05Disable -Wformat-nonliteral in parts of printcmd.cSimon Marchi1-0/+4
2018-08-31PowerPC64 higher REL16 relocationsAlan Modra1-0/+7
2018-08-30RISC-V: Allow instruction require more than one extensionJim Wilson1-0/+6
2018-08-29[MIPS] Add Loongson 2K1000 proccessor support.Chenghua Xu1-0/+4
2018-08-29[MIPS] Add Loongson 3A2000/3A3000 proccessor support.Chenghua Xu1-0/+6
2018-08-29[MIPS] Add Loongson 3A1000 proccessor support.Chenghua Xu1-0/+9
2018-08-29[MIPS/GAS] Add Loongson EXT2 Instructions support.Chenghua Xu1-0/+6
2018-08-29[MIPS/GAS] Split Loongson EXT Instructions from loongson3a.Chenghua Xu1-0/+6
2018-08-29[MIPS/GAS] Split Loongson CAM Instructions from loongson3aChenghua Xu1-0/+6
2018-08-24x86: Update GNU_PROPERTY_X86_XXX macrosH.J. Lu1-0/+59
2018-08-24x86: Add GNU_PROPERTY_X86_UINT32_VALIDH.J. Lu1-0/+4
2018-08-22Fix changelog entriesAlan Modra1-1/+1
2018-08-21S12Z: Rename reloc R_S12Z_UKNWN_3 to R_S12Z_EXT18 and implement according to ...John Darrington1-0/+4
2018-08-21Use operand->extract to provide defaults for optional PowerPC operandsAlan Modra1-0/+7
2018-08-21Fix s12z test regexpsAlan Modra1-1/+1
2018-08-20Tidy bit twiddlingAlan Modra1-3/+3
2018-08-18S12Z: Move opcode header to public include directory.John Darrington1-0/+4
2018-08-09arm - Add some comments about the versions of ARM ELF that define various e_f...Richard Earnshaw1-0/+4
2018-08-06[ARC] Add Tag_ARC_ATR_version.claziss1-0/+4
2018-08-06[ARC] Update handling AUX-registers.claziss1-0/+4
2018-08-01Copy from GCC: Add linker_output as prefix for LTO temps (PR lto/86548).marxin1-0/+8
2018-07-30RISC-V: Set insn info fields correctly when disassembling.Jim Wilson1-0/+6
2018-07-30Add support for the C_SKY series of processors.Andrew Jenner1-0/+5
2018-07-27MIPS/GAS: Correct the AFL_ASE_MASK macroChenghua Xu1-0/+5
2018-07-26PowerPC Improve support for Gekko & BroadwayAlex Chadwick1-0/+4
2018-07-26Implement PowerPC64 .localentry for value 1Alan Modra1-0/+7
2018-07-24PR23430, Indices misspelledAlan Modra1-0/+5
2018-07-20MIPS/GAS: Split Loongson MMI Instructions from loongson2f/3aChenghua Xu1-0/+7
2018-07-17LD: Export relative-from-absolute symbol marking to BFDMaciej W. Rozycki1-0/+4