aboutsummaryrefslogtreecommitdiff
path: root/gdb/config/mips
AgeCommit message (Expand)AuthorFilesLines
2001-05-04Phase 1 of the ptid_t changes.Kevin Buettner2-10/+10
2001-03-20Change SOFTWARE_SINGLE_STEP_P into SOFTWARE_SINGLE_STEP_P().Andrew Cagney1-1/+1
2001-03-19Zap __STDC__ references.Andrew Cagney1-1/+1
2001-03-14Include regcache.hAndrew Cagney1-0/+2
2001-03-10Cleanup solib-svr4.c by moving legacy code out to its own file.Kevin Buettner1-1/+2
2001-03-06Update/correct copyright notices.Kevin Buettner33-33/+40
2001-01-23* config/m32r/m32r.mt (GDBSERVER_LIBS): Added ../../intl/libintl.a.J.T. Conklin1-1/+1
2000-12-04Multiarch STAB_REG_TO_REGNUM, ECOFF_REG_TO_REGNUM,Andrew Cagney1-8/+0
2000-10-27Corrected spelling errors in comments.David Anderson1-1/+1
2000-10-24Reorganize solib.c.Kevin Buettner1-1/+1
2000-07-07More mult-arch conversions: IEEE_FLOAT, SKIP_PROLOGUE,Andrew Cagney1-36/+0
2000-06-12Set SER_HARDWIRE using autoconf instead of via XDEPFILES. IncludeAndrew Cagney2-2/+2
2000-06-12Multi-arch GDB_TARGET_IS_MIPS64.Andrew Cagney2-7/+1
2000-06-08MIPS is always multi-arch enabled.Andrew Cagney10-72/+2
2000-06-08Delete MIPS_DEFAULT_FPU from config/mips/*.hAndrew Cagney6-10/+2
2000-06-08Use config.bfd to determine the default architecture and byte order.Andrew Cagney3-10/+2
2000-06-06Mips is always TARGET_BYTE_ORDER_SELECTABLE_P 1.Andrew Cagney14-25/+12
2000-06-06Delete TARGET_MONITOR_PROMPT.Andrew Cagney8-18/+7
2000-06-04Add host_pointer_to_address() and address_to_host_pointer(). AddAndrew Cagney1-0/+5
2000-05-28PARAMS removal.Kevin Buettner6-42/+44
2000-05-11Add preliminary support for IRIX's n32 abi to the MIPS's multi-arch code.Andrew Cagney1-0/+14
2000-05-08Move some of the MIPS n32 ABI configuration options into the mipsAndrew Cagney1-1/+14
2000-05-04Remove more defunct macros.Andrew Cagney1-2/+0
2000-05-04Cleanups. Zap unused macros.Andrew Cagney3-18/+4
2000-04-14Bring IEEE_FLOAT under gdbarch's control.Jim Blandy1-1/+1
2000-03-25* config/mips/tm-wince.h: Fix typo which caused include of tm-mips.h to beChristopher Faylor1-3/+4
2000-02-24* configure.tgt: Add arm, mips, sh wince targets.Christopher Faylor2-0/+39
2000-02-22Bring COERCE_FLOAT_TO_DOUBLE under gdbarch's control.Jim Blandy1-1/+3
2000-02-01import gdb-2000-01-31 snapshotJason Molenda3-3/+3
2000-01-06import gdb-2000-01-05 snapshotJason Molenda5-13/+25
1999-12-22import gdb-1999-12-21 snapshotJason Molenda1-0/+2
1999-12-14import gdb-1999-12-13 snapshotJason Molenda1-1/+1
1999-12-07import gdb-1999-12-06 snapshotJason Molenda6-0/+62
1999-10-12import gdb-1999-10-11 snapshotJason Molenda1-1/+0
1999-09-09import gdb-1999-09-08 snapshotStan Shebs2-0/+5
1999-08-31import gdb-1999-08-30 snapshotJason Molenda1-2/+0
1999-08-02import gdb-1999-08-02 snapshotJason Molenda1-2/+0
1999-07-12import gdb-1999-07-12 snapshotJason Molenda1-3/+24
1999-07-07import gdb-1999-07-07 post reformatJason Molenda34-476/+513
1999-06-14import gdb-1999-06-14 snapshotJason Molenda1-2/+4
1999-06-07import gdb-1999-06-07 snapshotJason Molenda5-25/+20
1999-05-25import gdb-1999-05-25 snapshotJason Molenda1-3/+3
1999-05-05import gdb-19990504 snapshotStan Shebs1-1/+1
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs63-0/+1947
1999-04-16Initial creation of sourceware repositoryStan Shebs67-2107/+0
1998-12-18Missed this file:Andrew Cagney1-14/+0
1998-12-16Rename vr4100 (vr4xxx) config files to vr4100.Andrew Cagney4-6/+41
1998-12-15config/mips/tm-*.h: (TARGET_BYTE_ORDER_DEFAULT,Andrew Cagney15-16/+16
1998-12-12CARP: Mechanism to replace EXTRA_FRAME_INFO.Andrew Cagney1-5/+3
1998-12-10CARP:Andrew Cagney1-1/+1
generated by cgit v1.1 at 2024-12-21 05:42:09 +0000