aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2017-01-02ChangeLog rotationAlan Modra2-6012/+6026
2016-12-31PRU GAS PortDimitar Dimitrov36-0/+2830
2016-12-23MIPS16: Add ASMACRO instruction supportMaciej W. Rozycki6-0/+79
2016-12-23MIPS16: Simplify extended operand handlingMaciej W. Rozycki2-1/+6
2016-12-23MIPS16/GAS: Clean up invalid unextended operand handlingMaciej W. Rozycki9-2/+245
2016-12-23MIPS16: Reassign `0' and `4' operand codesMaciej W. Rozycki2-5/+11
2016-12-23MIPS16: Handle non-extensible instructions correctlyMaciej W. Rozycki25-43/+1135
2016-12-23MIPS16: Remove "extended" BREAK/SDBBP handlingMaciej W. Rozycki2-8/+6
2016-12-23MIPS16/GAS: Fix forced size suffixes with argumentless instructionsMaciej W. Rozycki5-10/+51
2016-12-23MIPS16/GAS: Disallow EXTEND delay-slot schedulingMaciej W. Rozycki4-0/+50
2016-12-23[msp430] Sync tc-msp430.c with devices.csvJoe Seymour2-6/+10
2016-12-23Bump version to 2.28.51Tristan Gingold2-10/+14
2016-12-23Add marker in NEWS filesTristan Gingold2-0/+6
2016-12-23Regenerate pot files.Tristan Gingold2-3992/+4933
2016-12-22ChangeLog formatting fixesAlan Modra1-2/+2
2016-12-22Support aligning text section from odd addressesAndrew Waterman2-6/+21
2016-12-22Fix a const-safety issue on GCC-4.9 and aboveTim Newsome2-1/+6
2016-12-21Remove high bit set charactersAlan Modra3-6/+11
2016-12-21Document character escape sequencesAlan Modra2-6/+12
2016-12-20MIPS16/opcodes: Respect ISA and ASE in disassemblyMaciej W. Rozycki15-0/+1681
2016-12-20MIPS/GAS/testsuite: Add RESTORE instruction to `mips16e' testMaciej W. Rozycki3-1/+8
2016-12-20MIPS/GAS/testsuite: Extend MIPS16 testing over multiple ISAsMaciej W. Rozycki24-167/+1990
2016-12-20MIPS/GAS/testsuite: Implement individual MIPS16 ISA testingMaciej W. Rozycki6-7/+177
2016-12-20MIPS/GAS/testsuite: Fix trailing padding in `loc-swap.s'Maciej W. Rozycki5-4/+11
2016-12-20MIPS16: Switch to 32-bit opcode table interpretationMaciej W. Rozycki14-24/+375
2016-12-20MIPS16/opcodes: Correct 64-bit macros' ISA membershipMaciej W. Rozycki3-0/+18
2016-12-20MIPS16/opcodes: Correct I64/SDRASP opcode's ISA membershipMaciej W. Rozycki5-0/+20
2016-12-20MIPS/GAS/testsuite: Correct NewABI test selectionMaciej W. Rozycki2-27/+84
2016-12-20Don't define RISC-V .p2alignAndrew Waterman3-42/+82
2016-12-20Re-work RISC-V gas flags: now we just support -mabi and -marchAndrew Waterman5-123/+122
2016-12-20Rework RISC-V relocationsAndrew Waterman3-54/+185
2016-12-20Formatting changes for RISC-VAndrew Waterman2-27/+32
2016-12-14MIPS16/GAS: Fix assertion failures with relocations on 16-bit instructionsMaciej W. Rozycki8-3/+50
2016-12-14MIPS16: Fix SP-relative SD instruction annotationMaciej W. Rozycki4-0/+51
2016-12-13[Binutils][AARCH64]Remove Cn register for coprocessor CRn, CRm fieldRenlin Li4-123/+134
2016-12-13[AArch64] Make GAS testcases support ILP32 modeJiong Wang110-210/+346
2016-12-09MIPS16: Remove unused `>' operand codeMaciej W. Rozycki2-1/+4
2016-12-09MIPS16/opcodes: Use hexadecimal interpretation for the `e' operand codeMaciej W. Rozycki4-0/+46
2016-12-08ARC/GAS: Correct a `spaces' global shadowing errorMaciej W. Rozycki2-5/+10
2016-12-08ARM/GAS: Correct an `index' global shadowing errorMaciej W. Rozycki2-4/+9
2016-12-08sync binutils config/ with gccAlan Modra2-1/+5
2016-12-07MIPS/GAS: Use local `isa' consistently in `is_opcode_valid'Maciej W. Rozycki2-1/+6
2016-12-06fix typoNick Clifton1-1/+1
2016-12-06Stop the assembler from running out of memory when asked to generate a huge n...Nick Clifton2-5/+18
2016-12-06Fix mmix assembler test to account for changes in the error messages produced...Nick Clifton2-2/+9
2016-12-05Fix fault in assembler when passed a bogus input file.Nick Clifton2-0/+16
2016-12-05Fix ICE in assembler when passed a bogus input file.Nick Clifton3-2/+11
2016-12-05[ARM] Add ARMv8.3 VCMLA and VCADD instructionsSzabolcs Nagy7-0/+281
2016-12-05[ARC] Don't check extAuxRegister second argument for sign.Claudiu Zissulescu6-11/+47
2016-12-05[ARM] Add ARMv8.3 VJCVT instructionSzabolcs Nagy7-0/+68
generated by cgit v1.1 at 2024-12-24 05:30:30 +0000