aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2017-11-29Give Palmer co-credit for last patch.Jim Wilson1-0/+1
2017-11-29Fix riscv malloc error on small alignment after norvc.Jim Wilson5-11/+23
2017-11-29In x86 -n docs, mention that you need an explicit nop fill byte.Jim Wilson2-1/+7
2017-11-29[GAS][AARCH64]Fix a typo for IP1 register alias.Renlin Li4-2/+12
2017-11-29Support --localedir, --datarootdir and --datadirStefan Stroe2-4/+10
2017-11-29Use the record_alignment function when creating a .note section, in case the ...Nick Clifton2-2/+7
2017-11-27Compress loads/stores with implicit 0 offset.Jim Wilson7-6/+99
2017-11-27gas: xtensa: speed up find_trampoline_segMax Filippov2-1/+13
2017-11-27gas: xtensa: implement trampoline coalescingMax Filippov7-28/+341
2017-11-27gas: xtensa: reuse trampoline placement codeMax Filippov3-91/+23
2017-11-27gas: xtensa: rewrite xg_relax_trampolineMax Filippov5-301/+284
2017-11-27gas: xtensa: merge trampoline_frag into xtensa_frag_typeMax Filippov3-67/+83
2017-11-27gas: xtensa: reuse find_trampoline_segMax Filippov2-22/+23
2017-11-27gas: xtensa: extract jump assembling for trampolinesMax Filippov2-102/+64
2017-11-27gas: extract xg_relax_trampoline from xtensa_relax_fragMax Filippov2-159/+174
2017-11-27When creating a .note section to contain a version note, set the section alig...Nick Clifton2-0/+7
2017-11-26gas: Update x86 sse-noavx testsH.J. Lu6-0/+16
2017-11-24Add reference to implicit use in _bfd_elf_is_local_label_name.Jim Wilson2-2/+13
2017-11-24x86: reject further invalid AVX-512 masking constructsJan Beulich6-3/+62
2017-11-24x86: don't omit disambiguating suffixes from "fi*"Jan Beulich10-13/+25
2017-11-23Fix vax/ns32k/mmix gas testsuite regression.Jim Wilson2-1/+4
2017-11-23Fix build error with --enable-targets=all.Jim Wilson3-0/+13
2017-11-23Add Disp8MemShift for AVX512 VAES instructions.Igor Tsimbalist18-96/+215
2017-11-23x86: fix AVX-512 16-bit addressingJan Beulich5-5/+28
2017-11-23x86-64: always use unsigned 32-bit reloc for 32-bit addressing w/o base regJan Beulich4-2/+21
2017-11-23x86: drop redundant VSIB handling codeJan Beulich2-7/+6
2017-11-23x86: correct UDnJan Beulich9-11/+21
2017-11-23x86/Intel: don't report multiple errors for a single insn operandJan Beulich4-8/+11
2017-11-22Riscv ld-elf/stab failure and fake label cleanup.Jim Wilson10-14/+57
2017-11-22Update docs on filling text with nops.Jim Wilson2-3/+8
2017-11-22[GAS/ARM] Clarify relation between reg_expected_msgs and arm_reg_typeThomas Preud'homme2-23/+33
2017-11-22[ARC] Fix handling of ARCv2 H-register class.claziss2-0/+15
2017-11-21x86: Add tests for -n option of x86 assemblerH.J. Lu5-0/+58
2017-11-21[ARC] Improve printing of pc-relative instructions.claziss23-155/+193
2017-11-21xtensa error messageAlan Modra2-16/+11
2017-11-21mingw gas testsuite fixAlan Modra2-0/+5
2017-11-16Add new AArch64 FP16 FM{A|S} instructions.Tamar Christina5-2/+15
2017-11-16Correct AArch64 crypto dependencies.Tamar Christina1-0/+7
2017-11-16Update documentation for Arvm8.4-A changes to AArch64.Tamar Christina2-3/+16
2017-11-16Add assembler and disassembler support for the new Armv8.4-a instructions for...Tamar Christina13-0/+12823
2017-11-16x86: ignore high register select bit(s) in 32- and 16-bit modesJan Beulich3-4/+82
2017-11-16ix86/Intel: don't require memory operand size specifier for PTWRITEJan Beulich5-1/+13
2017-11-16i386: Replace .code64/.code32 with .byteH.J. Lu2-13/+13
2017-11-15Separate the new FP16 instructions backported from Armv8.4-a to Armv8.2-a int...Tamar Christina7-5/+24
2017-11-15Add support to readelf and objdump for following links to separate debug info...Nick Clifton13-12/+29
2017-11-15x86: use correct register namesJan Beulich3-0/+27
2017-11-15x86: drop VEXI4_Fixup()Jan Beulich4-0/+28
2017-11-15x86-64: don't allow use of %axl as accumulatorJan Beulich9-0/+85
2017-11-14First part of fix for riscv gas lns-common-1 failure.Jim Wilson2-0/+5
2017-11-14x86: add disassembler support for XOP VPCOM* pseudo-opsJan Beulich4-1194/+1199
generated by cgit v1.1 at 2024-12-16 20:37:14 +0000