aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Collapse)AuthorFilesLines
1996-11-01 * symbols.c (resolve_symbol_value): Improve the error message ifIan Lance Taylor1-0/+8
an undefined symbol is used in an expression.
1996-10-31 * doc/internals.texi: Rewrite, and add a lot of documentation.Ian Lance Taylor1-0/+5
* doc/Makefile.in (internals.info): New target.
1996-10-30 * config/tc-v850.h (tc_fix_adjustable): Don't adjust relocsJeff Law1-0/+5
against weak symbols. Fixing RW failures.
1996-10-29 * gas/mips/*.d: Update for disassembler changes.Ian Lance Taylor11-478/+1405
1996-10-29 * config/tc-v850.c (md_assemble): Don't lose for relaxableJeff Law1-0/+3
addresses like .+6. Fixing more problems with new relaxing code.
1996-10-29 * config/tc-v850.c (md_convert_frag): Make sure we insert theJeff Law2-5/+8
fixup at the right address within the frag.
1996-10-29 * config/tc-v850.c (md_convert_frag): Don't set fragP->fr_fixJeff Law2-2/+5
to an absolute value, instead increment it as needed.
1996-10-29 * config/tc-v850.h (TC_GENERIC_RELAX_TABLE): Define.Jeff Law3-95/+178
* config/tc-v850.c: Fix some indention problems. (md_relax_table): Define for D9->D99 branch displacement relaxing. (md_convert_frag): Do something useful instead of aborting. (md_estimate_size_before_relax): Likewise. (md_assemble): Note if the matching instruction has a relaxable operand. If it does, allocate frag with frag_var and don't do any fixups. So we can do 9bit displacement to 22bit displacement relaxing.
1996-10-28add write.c to v850_filesIan Lance Taylor1-1/+1
1996-10-28Mon Oct 28 10:43:45 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-0/+4
* read.c (read_a_source_file): New hook md_cleanup().
1996-10-25 * write.c (fix_new_exp): Use make_expr_symbol to build anIan Lance Taylor1-0/+5
expression symbol for a complex fixup.
1996-10-25 * config/tc-v850.c (v850_reloc_prefix): Several disgustingJeff Law2-21/+61
hacks to improve parsing of complex hi, lo, zda, etc expressions. (md_assemble): Don't demand and eat a trailing ')' after finding a v850 relocation prefix. Sign extend the constant in a BFD_RELOC_LO16 expression. Do eat a trailing ')' after a complete operand. (parse_cons_expression_v850): Don't eat a trailing ')' after finding a v850 relocation prefix. Trying to get nec's sample code to assemble. Why oh why didn't JT try to assemble any of their code...
1996-10-24 * config/tc-v850.h (TC_PARSE_CONS_EXPRESSION): Define.Jeff Law2-0/+52
(TC_CONS_FIX_NEW): Likewise. * config/tc-v850.c (parse_cons_expression_v850): New function. (cons_fix_new_v850): Likewise. So we can handle ".hword lo(_foo)".
1996-10-24 * config/tc-v850.h (tc_fix_adjustable): Don't adjust TDA relocs.Jeff Law2-1/+11
Fixing more tda stuff.
1996-10-23 * config/tc-ppc.c (md_apply_fix3): Give a better warning messageIan Lance Taylor1-0/+5
for an unknown relocation type. PR 10944.
1996-10-23 * config/tc-v850.c (md_pseudo_table): Add .word; allocatesJeff Law2-0/+6
4 bytes of space. Something off the todo list.
1996-10-23 * config/tc-v850.c (md_assemble): Handle TDAOFF relocsJeff Law2-6/+18
differently for movea & sst/sld insns. Working on tda for the v850.
1996-10-22Do not allow IU,IU or MU,MU, or both instructions to be parallelized with -OMichael Meissner1-0/+5
1996-10-22 * obj.h (struct format_ops): Add frob_file_after_relocs field.Ian Lance Taylor1-0/+10
* config/obj-multi.h (obj_frob_file_after_relocs): Define. * config/obj-ecoff.c (ecoff_format_ops): Initialize new frob_file_after_relocs field. * config/obj-elf.c (elf_format_ops): Likewise. * config/tc-mips.c: Undefine obj_frob_file_after_relocs before including obj-elf.h.
1996-10-22 * config/tc-mips.c (cons_fix_new_mips): Only treat 8 byte relocIan Lance Taylor2-1/+43
specially if not ELF. (md_apply_fix): Handle BFD_RELOC_64. (tc_gen_reloc): Handle BFD_RELOC_64.
1996-10-21 * config/tc-i386.c (md_apply_fix3): Don't increment value for a PCIan Lance Taylor1-0/+4
relative reloc when BFD_ASSEMBLER and OBJ_AOUT (more ugly gas reloc hacking).
1996-10-21 * config/obj-aout.h (S_IS_DEFINE): non BFD_ASSEMBLER version:Ian Lance Taylor1-0/+5
Don't check S_GET_OTHER.
1996-10-18 * config/tc-mips.c (mips_ip): Accept an odd floating pointIan Lance Taylor2-4/+9
register with l.s or s.s.
1996-10-18 * config/obj-aout.c (obj_pseudo_table): Use obj_aout_type forIan Lance Taylor1-0/+6
.type pseudo-op. (obj_aout_type): New static function.
1996-10-17 * Makefile.in ($(OBJS)): Depend upon libiberty.h.Ian Lance Taylor2-1/+5
1996-10-17 * config/tc-v850.c (v850_reloc_prefix): Recognize zdaoff, tdaoffJeff Law2-0/+21
and sdaoff expressions.
1996-10-17 * gas/v850/reloc.s: New tests.Jeff Law1-0/+7
* gas/v850/basic.exp: Run them.
1996-10-16 * write.c (fixup_segment): Don't add symbol value to addend ifJeff Law3-7/+15
TC_V850 and OBJ_ELF. * config/tc-v850.h (tc_fix_adjustable): Don't adjust any pc-relative fixups. Fixing more failures in the g++ testsuite.
1996-10-16 * config/tc-v850.c (md_pcrel_from): Delete unused function.Jeff Law3-42/+33
(md_pcrel_from_section): New function. * config/tc-v850.h (MD_PCREL_FROM_SECTION): Define. So we don't screw up pc-relative jumps/calls from one section into another section within the same .o file. Fixes global ctors/dtors to work with DECL_ONE_ONLY stuff.
1996-10-14 * config/tc-mips.c (load_register): Add cast to offsetT when usingIan Lance Taylor2-1/+6
a constant with &~.
1996-10-14 * gas/mips: Add symbols to several testsuites, since the ELFIan Lance Taylor6-0/+103
assembler now always builds a symbol table, which means that objdump will no longer report `No symbols in FILE'. Change the expected output accordingly.
1996-10-14Mon Oct 14 11:24:28 1996 Richard Henderson <rth@tamu.edu>Ian Lance Taylor3-25/+71
* config/obj-elf.c (elf_frob_file): Move ECOFF debug processing to ... (elf_frob_file_after_relocs): ... here. New function. * config/obj-elf.h (obj_from_file_after_relocs): New macro. * write.c (write_object_file): Call *frob_after_relocs after the call to write_relocs. * config/tc-alpha.c: Use new BFD_RELOC_ALPHA_ELF_LITERAL reloc. * config/tc-alpha.c (load_expression): Don't SET_VALUE on the section symbol, as this messes up linking. Instead, expand the recursive call inline and change up the appropriate bits to get the 0x8000 offset in the reloc addend.
1996-10-10 * config/tc-sparc.h (tc_fix_adjustable): Permit the difference ofIan Lance Taylor1-0/+3
two symbols in the same segment to be adjusted.
1996-10-10 * gas/mn10300/basic.exp: Check bit patterns for instructionsJeff Law1-0/+3
with a single 8bit or 16bit immediate operand. We should correctly assemble just about everything except opcodes with: multiple immediate operands, 3 register operands, really weird stuff
1996-10-10 * config/mn10300.c (md_assemble): Pass an extra shift countJeff Law1-0/+5
to mn10300_insert_operand based on the opcode format. (mn10300_insert_operand): Accept and use extra shift count parameter. Matsushita
1996-10-10 * configure.in: Don't get confused by CPU-VENDOR-linux-gnu.Ian Lance Taylor1-0/+5
* configure: Rebuild.
1996-10-10Turn most warnings into errorsMichael Meissner2-29/+122
1996-10-10 * config/tc-mn10300.c (md_assemble): Use FMT_* macros forJeff Law2-8/+11
formats rather than hard-coded constants. Minor cleanup.
1996-10-10 * gas/mn10300/basic.exp: Check bit patterns for manyJeff Law2-137/+99
instructions. Add missing test in do_mov1. * gas/mn10300/mov1.s: Add missing test. We should now assemble just about anything without any immediate operands.
1996-10-10 * config/tc-mn10300.c (md_assemble): Format D5 instructionsJeff Law2-8/+9
are 7 bytes long. Write out instructions in big-endian format. Matsushita.
1996-10-09 * gas/mn10300/{add.s, bcc.s, bit.s, cmp.s, ext.s}: New tests.Jeff Law6-0/+874
* gas/mn10300/{extend.s logical.s, loop.s, mov1.s}: Likewise. * gas/mn10300/{mov2.s, mov3.s, mov4.s, movbu.s}: Likewise. * gas/mn10300/{movhu.s, movm.s, muldiv.s, other.s}: Likewise. * gas/mn10300/{shift.s, sub.s}: Likewise. * gas/mn10300/basic.exp: Run them. Beginnings of gas testsuite for mn10300. Matsushita.
1996-10-08 * config/tc-mn10300.h (md_assemble): Tweak further soJeff Law2-19/+24
that all instructions are parsed correctly.
1996-10-08 * as.h: Include libiberty.h.Ian Lance Taylor4-72/+14
(xmalloc, xrealloc): Don't declare. * as.c: Don't include libiberty.h. * expr.c, read.c, stabs.c, config/obj-coff.c: Likewise. * config/tc-mips.c: Likewise. * messages.c: Likewise. (xstrerror): Don't declare. * xmalloc.c: Remove.
1996-10-07 * config/tc-mn10300.h (pre_defined_registers) Remove.Jeff Law2-193/+238
(system_registers, cc_names): Likewise. (address_registers, data_registers, other_registers): New register arrays. (register_name, system_register_name, cc_name): Remove. (mn10300_reloc_prefix): Likewise. (data_register_name): New function. (address_register_name, other_register_name): Likewise. (md_assemble): Rough cut at parsing operands. Remove lots of unwanted code. (md_apply_fix3): Disable for now. Checkpointing today's Matsushita work.
1996-10-07Dummy .Sanitize files. Should also fix snapshot problems.Jeff Law2-0/+64
1996-10-07Mon Oct 7 11:38:34 1996 Andreas Schwab ↵Ian Lance Taylor1-0/+8
<schwab@issan.informatik.uni-dortmund.de> * config/tc-m68k.c (select_control_regs): New function, extracted out of m68k_init_after_args. (m68k_init_after_args): Use it. (mri_chip): Use it here as well to update set of allowed control regs for movec.
1996-10-07 * config/obj-elf.c (elf_begin): New function.Ian Lance Taylor4-10/+55
(obj_elf_section): Add the section symbol to the symbol table. * config/obj-elf.h (obj_begin): Define. (elf_begin): Declare. * as.c (perform_an_assembly_pass): Call obj_begin if it is defined.
1996-10-04 * config/obj-coff.c (fixup_segment): Subtract the section addressIan Lance Taylor2-11/+23
from a PC relative reloc if TC_M68K.
1996-10-03 * config/tc-sparc.c (md_pseudo_table): Make .uahalf, .uaword, andIan Lance Taylor1-0/+6
.uaxword available even if not OBJ_ELF. (md_atof): Remove unused local variable wordP.
1996-10-03Grrr. The mn10200 and mn10300 are _not_ similar enough to easily supportJeff Law7-88/+46
with a single generic configuration. So break them up into two different configurations. See the individual ChangeLogs for additional detail.