aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2016-11-15Fix SPARC relocations generated for the .eh_frame section.Nick Clifton2-1/+10
2016-11-13add missing ChangeLog entryAnthony Green1-0/+4
2016-11-13Assemble 'bad' moxie instructionAnthony Green1-0/+7
2016-11-11Accept L and LL suffixes to integer constants.Nick Clifton5-0/+35
2016-11-11[AArch64] Add ARMv8.3 combined pointer authentication branch instructionsSzabolcs Nagy3-0/+40
2016-11-11[AArch64] Add ARMv8.3 PACGA instructionSzabolcs Nagy4-0/+14
2016-11-11[AArch64] Add ARMv8.3 single source PAC instructionsSzabolcs Nagy3-0/+73
2016-11-11[AArch64] Add ARMv8.3 pointer authentication key registersSzabolcs Nagy5-0/+80
2016-11-11[AArch64] Add ARMv8.3 instructions which are in the NOP spaceSzabolcs Nagy4-13/+94
2016-11-11[AArch64] Add ARMv8.3 command line option and feature flagSzabolcs Nagy3-1/+7
2016-11-11[AArch64] Fix feature dependencies for +simd and +cryptoSzabolcs Nagy7-2/+48
2016-11-09X86: Remove the .s suffix from EVEX vpextrwH.J. Lu8-72/+17
2016-11-09X86: Update opcode-suffix.dH.J. Lu2-0/+13
2016-11-07X86: Properly handle bad FPU opcodeH.J. Lu4-0/+23
2016-11-04Fix gas crash with unreasonably long linesNathan Sidwell2-43/+59
2016-11-04arc/nps400: Validate address type operands correctlyAndrew Burgess4-3/+69
2016-11-04S/390: Fix 16 bit pc relative relocs.Andreas Krebbel3-7/+33
2016-11-04Add support for ARM Cortex-M33 processorThomas Preud'homme4-1/+11
2016-11-04Add support for ARM Cortex-M23 processorThomas Preud'homme4-0/+12
2016-11-04Update RISC-V documentation and make sure that it is included in the gas info...Palmer Dabbelt6-4/+32
2016-11-03[ARC] Fix ldbit test on 32-bit systemsGraham Markall3-7/+13
2016-11-03arc: Implement NPS-400 dcmac instructionGraham Markall3-0/+100
2016-11-03arc: Change max instruction length to 64-bitsAndrew Burgess2-125/+44
2016-11-03arc: Replace ARC_SHORT macro with arc_opcode_len functionGraham Markall2-2/+9
2016-11-03gas/arc: Replace short_insn flag with insn length fieldGraham Markall2-45/+27
2016-11-04New option falkor for Qualcomm server partSiddhesh Poyarekar5-0/+15
2016-11-03X86: Decode opcode 0x82 as opcode 0x80 in 32-bit modeH.J. Lu4-0/+32
2016-11-03[ARM] Allow MOV/MOV.W to accept all possible immediatesJiong Wang10-17/+108
2016-11-02Enable Intel AVX512_4VNNIW instructionsIgor Tsimbalist16-2/+762
2016-11-02Enable Intel AVX512_4FMAPS instructionsIgor Tsimbalist24-3/+1124
2016-11-01Add support for RISC-V architecture.Nick Clifton16-7/+2667
2016-10-27gas/arc: Don't rely on bfd list of cpu type for cpu selectionAndrew Burgess3-91/+131
2016-10-26Revert "bison warning fixes"Alan Modra3-2/+8
2016-10-21X86: Remove pcommit instructionH.J. Lu10-84/+13
2016-10-20Check invalid mask registersH.J. Lu4-0/+30
2016-10-19[GAS][ARM]Generate unpredictable warning for pc used in data processing instr...Renlin Li5-0/+103
2016-10-17Fixed matching in newly added test.Cupertino Miranda2-1/+5
2016-10-17Removed pseudo invalid instructions opcodes.Cupertino Miranda3-0/+21
2016-10-14[ARC] Disassembler: fix LIMM detection for short instructions.Claudiu Zissulescu5-0/+47
2016-10-11Enhance objdump so that it will use .got, .plt and .plt.got section symbols w...Nick Clifton2-2/+6
2016-10-11[AArch64] PR target/20666, fix wrong encoding of new introduced BFC pseudoJiong Wang2-17/+22
2016-10-10MIPS64: Adjust cfi* testcases.Andreas Krebbel10-17/+29
2016-10-08Auto-generated dependencies for rx-parse.o and rl78-parse.oAlan Modra3-27/+22
2016-10-07[AArch64] PR target/20667, fix disassembler for the "special" optional SYS_Rt...Jiong Wang3-0/+162
2016-10-06[ARC] Fix parsing leave_s and enter_s mnemonics.Claudiu Zissulescu6-2/+68
2016-10-06-Wimplicit-fallthrough dodgy fixesAlan Modra3-4/+9
2016-10-06Refine .cfi_sections check to only consider compact eh_frameMatthew Fortune5-1/+42
2016-10-06-Wimplicit-fallthrough warning fixesAlan Modra37-18/+193
2016-10-06-Wimplicit-fallthrough noreturn fixesAlan Modra2-1/+5
2016-10-06-Wimplicit-fallthrough error fixesAlan Modra9-10/+28
generated by cgit v1.1 at 2024-12-27 11:30:14 +0000