aboutsummaryrefslogtreecommitdiff
path: root/gas/testsuite
AgeCommit message (Expand)AuthorFilesLines
2019-05-08gas/elf dwarf2 testsAlan Modra34-220/+202
2019-05-07xfail locview tests on mep that use complex relocs for view numbersAlexandre Oliva2-2/+4
2019-05-06Add load-link, store-conditional paired EVA instructionsFaraz Shahbazker4-0/+61
2019-05-06PowerPC reloc symbols that shouldn't be adjustedAlan Modra1-1/+1
2019-05-05[LVu] base subseg head view on prev subseg's tailAlexandre Oliva3-0/+63
2019-05-04m32c padding with nopsAlan Modra5-11/+3
2019-05-02i386: Issue a warning to IRET without suffix for .code16gccH.J. Lu3-0/+24
2019-05-01[BINUTILS, AArch64] Enable Transactional Memory ExtensionSudakshina Das5-0/+94
2019-04-29S12Z: Opcodes: Fix crash when trying to decode a truncated operation.John Darrington3-0/+21
2019-04-26[MIPS] Add load-link, store-conditional paired instructionsAndrew Bennett12-1/+153
2019-04-26i386: Don't add 0x66 prefix to IRET for .code16gccH.J. Lu2-0/+8
2019-04-24resolve_symbol_value vs. .loc view resolutionAlan Modra1-5/+3
2019-04-24S12Z: Opcodes: Handle bit map operations with non-canonical operands.John Darrington2-1/+9
2019-04-18Improve warning message for $0 constraint on MIPSR6 branchesMatthew Fortune1-10/+10
2019-04-18MSP430 Assembler: Define symbols for functions to run through.Jozef Lawrynowicz7-0/+90
2019-04-17MSP420 assembler: Add -m{u,U} options to enable/disable NOP warnings for unk...Jozef Lawrynowicz11-2/+136
2019-04-16xfail gas weakref1 test for nds32Alan Modra1-0/+1
2019-04-16ns32k testsuite tidyAlan Modra2-3/+1
2019-04-15[binutils, ARM, 16/16] Add support to VLDR and VSTR of system registersAndre Vieira4-0/+86
2019-04-15[binutils, ARM, 15/16] Add support for VSCCLRMAndre Vieira4-0/+29
2019-04-15[binutils, ARM, 13/16] Add support for CLRMAndre Vieira5-0/+39
2019-04-15[binutils, ARM, 12/16] Scalar Low Overhead loop instructions for Armv8.1-M Ma...Andre Vieira5-0/+54
2019-04-15[binutils, ARM, 11/16] New BFCSEL instruction for Armv8.1-M MainlineAndre Vieira2-0/+24
2019-04-15[binutils, ARM, 9/16] New BFL instruction for Armv8.1-M MainlineAndre Vieira7-0/+67
2019-04-15[binutils, ARM, 7/16] New BFX and BFLX instruction for Armv8.1-M MainlineAndre Vieira5-0/+49
2019-04-15[binutils, ARM, 6/16] New BF instruction for Armv8.1-M MainlineAndre Vieira7-0/+67
2019-04-15[GAS, ARM, 2/16] Add CLI extension support for Armv8.1-M MainlineAndre Vieira3-0/+548
2019-04-15[binutils, ARM, 1/16] Add support for Armv8.1-M Mainline CLIAndre Vieira1-0/+13
2019-04-13[MIPS] Add i6500 CPU and fix i6400 default ASEsMatthew Fortune3-0/+50
2019-04-13[MIPS] Apply ASE information for the selected processorMatthew Fortune2-0/+24
2019-04-11xtensa: gas: add relaxations testsMax Filippov12-0/+155
2019-04-11xtensa: gas: convert tests to run_dump_testsMax Filippov12-105/+45
2019-04-11xtensa: gas: put .literal_position at section startMax Filippov3-12/+10
2019-04-11[BINUTILS, AArch64, 2/2] Update Store Allocation Tag instructionsSudakshina Das4-33/+33
2019-04-11[BINUTILS, AArch64, 1/2] Add new LDGM/STGM instructionSudakshina Das4-0/+32
2019-04-10Disable R_X86_64_PLT32 generation as branch marker on Solaris/x86Rainer Orth19-0/+397
2019-04-09[MIPS] Add RDHWR with the SEL field for MIPS R6.Robert Suchanek3-0/+64
2019-04-08x86: Define GNU_PROPERTY_X86_ISA_1_AVX512_BF16H.J. Lu3-2/+3
2019-04-08x86: Remove i386-*-kaos* and i386-*-chaos targetsH.J. Lu1-2/+0
2019-04-05x86: Add assembler -mx86-used-note=yes testH.J. Lu4-0/+52
2019-04-05x86: Support Intel AVX512 BF16Xuepeng Guo13-0/+474
2019-04-05PowerPC conditional branch testAlan Modra8-0/+410
2019-04-05PowerPC disassembler: Don't emit trailing spacesAlan Modra12-56/+56
2019-04-04Add extended mnemonics for bctar. Fix setting of 'at' branch hints.Peter Bergner4-24/+261
2019-04-01[GAS, Arm] CLI with architecture sensitive extensionsAndre Vieira38-5/+2340
2019-03-28PR24390, Don't decode mtfsb field as a cr fieldAlan Modra2-8/+8
2019-03-21Teach a few targets to resolve BFD_RELOC_8Alan Modra2-19/+13
2019-03-19x86: Correct EVEX vector load/store optimizationH.J. Lu13-132/+145
2019-03-19x86: Correct EVEX to 128-bit EVEX optimizationH.J. Lu4-24/+187
2019-03-19ix86: Disable AVX512F when disabling AVX2H.J. Lu19-258/+251
generated by cgit v1.1 at 2024-12-11 14:38:05 +0000