aboutsummaryrefslogtreecommitdiff
path: root/gas/config
AgeCommit message (Expand)AuthorFilesLines
2018-02-23nds32: Support target directive .ict_model.Kuan-Lin Chen1-1/+52
2018-02-22Diagnose when trying to assemble conditional FP16 vmovx and vinsAndre Simoes Dias Vieira1-0/+14
2018-02-22x86: Add {rex} pseudo prefixH.J. Lu1-0/+27
2018-02-22Fix memory access violation when attempting to shorten a suffixed micromips i...A. Wilcox1-1/+1
2018-02-20gas: xtensa: limit size of auto litpoolsMax Filippov1-42/+77
2018-02-17Add .nop assembler directiveH.J. Lu2-106/+171
2018-02-15Fix AArch32 build attributes for Armv8.4-A.Tamar Christina1-1/+1
2018-02-13gas: xtensa: fix trampoline placementMax Filippov1-0/+6
2018-02-13Fix ARm assembler so that it rejects invalid immediate values for the Thumb O...Nick Clifton1-3/+5
2018-02-13x86-64: Generate branch with PLT32 relocationH.J. Lu1-1/+48
2018-02-13Fix compile time warning messages from gcc version 8 about cast between incom...Nick Clifton6-12/+32
2018-02-08PR22819, powerpc gas "instruction address is not a multiple of 4"Alan Modra1-35/+29
2018-02-05RISC-V/GAS: Correct an `expr' global shadowing error for pre-4.8 GCCMaciej W. Rozycki1-3/+3
2018-01-30Fix PR gas/22738 (.dc.a directive has wrong size on SPARC 64-bit).Eric Botcazou2-2/+18
2018-01-24[GAS][AARCH64]Add group relocations to create PC-relative offset.Renlin Li1-0/+84
2018-01-23MIPS/GAS: Remove a stale OPTION_COMPAT_ARCH_BASE option markerMaciej W. Rozycki1-1/+0
2018-01-23Enable Intel PCONFIG instruction.Igor Tsimbalist1-0/+2
2018-01-23Enable Intel WBNOINVD instruction.Igor Tsimbalist1-0/+2
2018-01-23MIPS/GAS: Correct `as --help' always reporting `o32' as the default ABIMaciej W. Rozycki1-3/+8
2018-01-23MIPS/GAS: Add missing `-mmips16e2'/`-mno-mips16e2' help textMaciej W. Rozycki1-0/+3
2018-01-22Fix the RX assembler so that it can handle escaped double quote characters, i...Oleg Endo1-2/+5
2018-01-19[gas/ARM] Remove spurious commentsThomas Preud'homme1-2/+0
2018-01-17RISC-V: Fix bug in prior addi/c.nop patch.Jim Wilson1-0/+10
2018-01-17Replace CET bit with IBT and SHSTK bits.Igor Tsimbalist1-3/+7
2018-01-15[ARM] Add new macro for Thumb-only opcodesThomas Preud'homme1-9/+20
2018-01-15[ARM] Enable conditional Armv8-M instructionsThomas Preud'homme1-9/+9
2018-01-15[ARM] No IT usage deprecation for ARMv8-MThomas Preud'homme1-6/+9
2018-01-12Fix compile time warning building aout targeted architectures.Gunther Nikl1-3/+4
2018-01-11gas tc-arm.c warning fixAlan Modra1-1/+1
2018-01-09[Arm] Add CSDB instructionJames Greenhalgh1-0/+15
2018-01-03Update year range in copyright notice of binutils filesAlan Modra244-244/+244
2018-01-02Fix typo in do_mrs function in ARM assembler.Nick Clifton1-1/+1
2017-12-20RISC-V: Add compressed instruction hints, and a few misc cleanups.Jim Wilson1-0/+3
2017-12-19Correct disassembly of dot product instructions.Tamar Christina1-2/+8
2017-12-19Add support for V_4B so we can properly reject it.Tamar Christina1-3/+3
2017-12-18Resolve PR 22493 - the encoding to be used when pushing the stack pointer ont...Nick Clifton1-0/+5
2017-12-18x86: fold certain AVX and AVX2 templatesJan Beulich1-38/+43
2017-12-18x86: fold RegXMM/RegYMM/RegZMM into RegSIMDJan Beulich2-80/+83
2017-12-18x86: drop FloatReg and FloatAccJan Beulich1-11/+8
2017-12-18x86: replace Reg8, Reg16, Reg32, and Reg64Jan Beulich2-133/+118
2017-12-17x86: Check pseudo prefix without instructionH.J. Lu1-0/+6
2017-12-15x86: correct operand type checksJan Beulich1-4/+4
2017-12-15x86: correct abort checkJan Beulich1-2/+2
2017-12-14Update the address of the FSF in the copyright notice of files which were usi...Nick Clifton6-18/+18
2017-12-12Don't mask X_add_number containing a register numberAlan Modra1-1/+1
2017-12-08gas: xtensa: fix comparison of trampoline chain symbolsMax Filippov1-4/+22
2017-12-01Use consistent types for holding instructions, instruction masks, etc.Peter Bergner1-32/+32
2017-11-30x86: drop Vec_Disp8Jan Beulich1-54/+16
2017-11-30x86/Intel: issue diagnostics for redundant segment override prefixesJan Beulich1-3/+26
2017-11-30Revert "x86: Update segment register check in Intel syntax"Jan Beulich1-1/+7
generated by cgit v1.1 at 2024-11-19 09:50:11 +0000