aboutsummaryrefslogtreecommitdiff
path: root/gas/config
AgeCommit message (Expand)AuthorFilesLines
2019-12-27x86: adjust ignored prefix warning for branchesJan Beulich1-6/+6
2019-12-27x86-64: correct / adjust prefix emissionJan Beulich1-12/+11
2019-12-27x86-64: fix Intel64 handling of branch with data16 prefixJan Beulich1-5/+39
2019-12-27x86: consolidate Disp<NN> handling a littleJan Beulich2-46/+51
2019-12-12i386: Also check R12-R15 registers when optimizing testq to testbH.J. Lu1-3/+2
2019-12-12i386: Add -mbranches-within-32B-boundariesH.J. Lu1-0/+13
2019-12-12i386: Align branches within a fixed boundaryH.J. Lu2-3/+1074
2019-12-12gas signed overflow fixesAlan Modra10-52/+51
2019-12-12obj-evax.c tidyAlan Modra1-29/+22
2019-12-11[gas][arm] Add -mwarn-restrict-itAndre Vieira1-0/+7
2019-12-11x86: further refine SSE check (SSE4a, SHA, GFNI)Jan Beulich1-0/+3
2019-12-10[gas][arm] Set context table for '.arch_extension'Andre Vieira1-0/+1
2019-12-09x86/Intel: fold "xmmword" with "oword"Jan Beulich1-11/+9
2019-12-09x86/Intel: support "mmword ptr"Jan Beulich1-2/+5
2019-12-09x86/Intel: fix "near ptr" / "far ptr" handlingJan Beulich1-3/+6
2019-12-09x86/Intel: drop pointless suffix setting for "tbyte ptr"Jan Beulich1-10/+5
2019-12-09x86/Intel: drop pointless suffix setting for "fword ptr"Jan Beulich1-2/+0
2019-12-09x86/Intel: drop pointless special casing of LxSJan Beulich1-6/+1
2019-12-05Arm64: simplify Crypto arch extension handlingJan Beulich1-3/+1
2019-12-05Arm64: correct "sha3" arch-extension directive handlingJan Beulich1-3/+2
2019-12-04x86-64: accept 64-bit LFS/LGS/LSS forms with suffix or operand size specifierJan Beulich1-0/+9
2019-12-04x86-64/Intel: fix CALL/JMP with dword operandJan Beulich1-2/+3
2019-12-04x86: consolidate tracking of MMX register useJan Beulich1-9/+3
2019-12-04x86: make sure all PUSH/POP honor DefaultSizeJan Beulich1-8/+14
2019-12-04x86: drop some stray/bogus DefaultSizeJan Beulich1-1/+3
2019-11-28gas/riscv: Produce version 3 DWARF CIE by defaultAndrew Burgess1-0/+6
2019-11-28binutils/gas/riscv: Add DWARF register numbers for CSRsAndrew Burgess1-0/+4
2019-11-28gas/riscv: Remove unneeded structureAndrew Burgess1-7/+1
2019-11-25Fix "psb CSYNC" and "bti C".Andrew Pinski1-3/+6
2019-11-22Arm: Change CRC from fpu feature to archititectural extensionMihail Ionescu1-16/+17
2019-11-14x86: fold individual Jump* attributes into a single Jump oneJan Beulich2-34/+33
2019-11-14x86: make JumpAbsolute an insn attributeJan Beulich2-21/+35
2019-11-14x86: make AnySize an insn attributeJan Beulich1-1/+1
2019-11-12[gas][arm] Enable VLDM, VSTM, VPUSH, VPOP for MVEMihail Ionescu1-44/+65
2019-11-12[binutils][arm] Update the decoding of MVE VMOV, VMVNMihail Ionescu1-2/+0
2019-11-12[gas][arm] Make .fpu reset the FPU/Coprocessor feature bitsMihail Ionescu1-2/+1
2019-11-12x86: fold EsSeg into IsStringJan Beulich1-34/+23
2019-11-12x86: eliminate ImmExt abuseJan Beulich1-48/+2
2019-11-12x86: introduce operand type "instance"Jan Beulich1-29/+44
2019-11-08i386: Only check suffix in instruction mnemonicH.J. Lu1-42/+33
2019-11-08x86: convert RegMask and RegBND from bitfield to enumeratorJan Beulich1-6/+7
2019-11-08x86: convert RegSIMD and RegMMX from bitfield to enumeratorJan Beulich1-43/+45
2019-11-08x86: convert Control/Debug/Test from bitfield to enumeratorJan Beulich1-14/+14
2019-11-08x86: convert SReg from bitfield to enumeratorJan Beulich2-9/+10
2019-11-08x86: introduce operand type "class"Jan Beulich1-41/+59
2019-11-07[Patch][binutils][arm] Armv8.6-A Matrix Multiply extension [9/10]Matthew Malcomson1-4/+83
2019-11-07[binutils][aarch64] Matrix Multiply extension enablement [8/X]Matthew Malcomson1-0/+7
2019-11-07[Patch][binutils][aarch64] .bfloat16 directive for AArch64 [7/10]Matthew Malcomson1-0/+49
2019-11-07[Patch][binutils][arm] .bfloat16 directive for Arm [6/X]Matthew Malcomson1-0/+47
2019-11-07[Patch][binutils] Generic support for parsing numbers in bfloat16 format [5/X]Matthew Malcomson1-29/+54
generated by cgit v1.1 at 2024-11-26 13:37:06 +0000