aboutsummaryrefslogtreecommitdiff
path: root/gas/config
AgeCommit message (Expand)AuthorFilesLines
2017-11-13gas/arm64: don't emit stack pointer symbol table entriesJan Beulich1-5/+6
2017-11-13x86: don't default variable shift count insns to 8-bit operand sizeJan Beulich1-1/+2
2017-11-13x86/Intel: don't mistake riz/eiz as base registerJan Beulich1-1/+3
2017-11-13x86-64/Intel: issue diagnostic for out of range displacementJan Beulich2-29/+42
2017-11-09Adds the new Fields and Operand types for the new instructions in Armv8.4-a.Tamar Christina1-0/+8
2017-11-09Split the ARM Crypto ISA extensions for AES and SHA1+2 into their own options...Tamar Christina1-0/+6
2017-11-08Split the AArch64 Crypto instructions for AES and SHA1+2 into their own optio...Nick Clifton1-1/+7
2017-11-08Adds command line support for Armv8.4-A, via the new command line option -mar...Jiong Wang1-3/+165
2017-11-08xtensa message pluralizationAlan Modra1-4/+14
2017-11-07RISC-V: Fix riscv g++ testsuite EH failures.Jim Wilson1-0/+15
2017-11-07RISC-V: Add satp as an alias for sptbrPalmer Dabbelt1-0/+1
2017-11-07This patch similarly to the AArch64 one enables Dot Product support by defaul...Tamar Christina1-68/+81
2017-11-07gas and ld pluralization fixesAlan Modra10-17/+52
2017-11-03Add option for Qualcomm Saphira partSiddhesh Poyarekar1-0/+3
2017-11-01FT32B is a new FT32 family member. It has a code compression scheme, which re...James Bowman2-115/+303
2017-11-01[ARM] Fix Coprocessor instructions availabilityThomas Preud'homme1-1/+1
2017-10-26x86: Check invalid XMM register in AVX512 gathersH.J. Lu1-1/+2
2017-10-25PR22348, conflicting global vars in crx and cr16Alan Modra1-10/+10
2017-10-24i386: Support .code64 directive only with 64-bit bfdH.J. Lu1-0/+2
2017-10-23RISC-V: Don't emit 2-byte NOPs if the C extension is disabledPalmer Dabbelt1-1/+1
2017-10-23MIPS: Preset EF_MIPS_ABI2 with n32 ELF objectsMaciej W. Rozycki1-3/+1
2017-10-23Enable Intel AVX512_BITALG instructions.Igor Tsimbalist1-0/+3
2017-10-23Enable Intel AVX512_VNNI instructions.Igor Tsimbalist1-0/+3
2017-10-23Enable Intel VPCLMULQDQ instruction.Igor Tsimbalist1-0/+2
2017-10-23Enable Intel VAES instructions.Igor Tsimbalist1-0/+2
2017-10-23Enable Intel GFNI instructions.Igor Tsimbalist1-0/+2
2017-10-23Enable Intel AVX512_VBMI2 instructions.Igor Tsimbalist1-0/+20
2017-10-20Improve handling of REPT pseudo op with a negative count.Nick Clifton2-2/+2
2017-10-19RISC-V: Relax RISCV_PCREL_* to RISCV_GPREL_*Palmer Dabbelt1-1/+4
2017-10-19Fix the AVR assembler so that it will correctly issue warnings about skipped ...Nick Clifton2-4/+15
2017-10-16Fix segfault processing nios2 pseudo-instructions with too few arguments.Sandra Loosemore1-30/+54
2017-10-12FT32: support for FT32B processor - part 1James Bowman1-3/+14
2017-10-05Fix the MSP430 assembler so that it detects and reports extraneous text at th...Nick Clifton1-27/+83
2017-10-05PR21167, relocation sections not included in groupsAlan Modra1-26/+39
2017-09-22PR gas/21762: MIPS: Fix .stabs directive marking labels as MIPS16James Cowgill1-0/+1
2017-09-21Reduce excessive .eh_frame alignment for powerpcAlan Modra1-0/+1
2017-09-09x86: Remove restriction on NOTRACK prefix positionH.J. Lu1-40/+19
2017-09-07RISC-V: Avoid emitting invalid instructions in mixed RVC/no-RVC codePalmer Dabbelt1-17/+8
2017-09-05Missing relocation R_PPC_VLE_ADDR20 and add VLE flag to details in readelfAlexander Fedotov-B556132-0/+23
2017-09-01Enable support for the AArch64 dot-prod instruction in the Cortex A55 and A75...Tamar Christina1-2/+2
2017-08-30MIPS/GAS: Also respect `-mignore-branch-isa' with MIPS16 codeMaciej W. Rozycki1-1/+2
2017-08-29Improve MSP430 section placement.Jozef Lawrynowicz1-3/+20
2017-08-24[PowerPC VLE] Add SPE2 and EFS2 instructions supportAlexander Fedotov1-0/+53
2017-08-23gas: enable PC-relative diff relocations on sparc64James Clarke2-1/+42
2017-08-15[Patch AArch64] Turn lr, fp, ip0 and ip1 into proper aliasesRamana Radhakrishnan1-5/+6
2017-08-10Fix memory corruption when assembling an i386 darwin source file.Nick Clifton1-5/+17
2017-08-09[ARM] Don't warn on REG_SP when used in CRC32 instructionsJiong Wang1-2/+0
2017-08-01x86: Update segment register check in Intel syntaxH.J. Lu1-7/+1
2017-07-31Fix bb instructions with double-word condition on hppa.John David Anglin1-3/+1
2017-07-28Fix problems parsing RISCV architecture extenstions in the assembler.Andrew Waterman1-11/+7
generated by cgit v1.1 at 2024-12-13 23:19:25 +0000