aboutsummaryrefslogtreecommitdiff
path: root/gas/config/tc-i386-intel.c
AgeCommit message (Expand)AuthorFilesLines
2022-07-04x86: fold Disp32S and Disp32Jan Beulich1-7/+2
2022-05-27x86/Intel: allow MASM representation of embedded rounding / SAEJan Beulich1-1/+4
2022-05-27x86: re-work AVX512 embedded rounding / SAEJan Beulich1-1/+22
2022-05-27x86/Intel: allow MASM representation of embedded broadcastJan Beulich1-0/+17
2022-03-23x86: improve resolution of register equatesJan Beulich1-0/+3
2022-03-23x86: don't attempt to resolve equates and alike from i386_parse_name()Jan Beulich1-0/+7
2022-01-02Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2021-06-07x86: remove pointless 2nd parameter from check_VecOperations()Jan Beulich1-1/+1
2021-03-31Use bool in gasAlan Modra1-7/+7
2021-03-30x86: drop seg_entryJan Beulich1-10/+4
2021-03-30x86: drop REGNAM_{AL,AX,EAX}Jan Beulich1-2/+2
2021-03-29x86: derive opcode encoding space attribute from base opcodeJan Beulich1-2/+4
2021-03-24x86: derive mandatory prefix attribute from base opcodeJan Beulich1-3/+6
2021-03-23x86: unbreak certain MPX insn operand formsJan Beulich1-2/+6
2021-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2020-07-20x86: handle SVR4 escaped binary operatorsJan Beulich1-0/+10
2020-02-26Indent labelsAlan Modra1-1/+1
2020-02-12x86-64: Intel64 adjustments for insns dealing with far pointersJan Beulich1-2/+4
2020-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2019-12-27x86: consolidate Disp<NN> handling a littleJan Beulich1-1/+2
2019-12-09x86/Intel: fold "xmmword" with "oword"Jan Beulich1-11/+9
2019-12-09x86/Intel: support "mmword ptr"Jan Beulich1-2/+5
2019-12-09x86/Intel: fix "near ptr" / "far ptr" handlingJan Beulich1-3/+6
2019-12-09x86/Intel: drop pointless suffix setting for "tbyte ptr"Jan Beulich1-10/+5
2019-12-09x86/Intel: drop pointless suffix setting for "fword ptr"Jan Beulich1-2/+0
2019-12-09x86/Intel: drop pointless special casing of LxSJan Beulich1-6/+1
2019-12-04x86-64: accept 64-bit LFS/LGS/LSS forms with suffix or operand size specifierJan Beulich1-0/+9
2019-12-04x86-64/Intel: fix CALL/JMP with dword operandJan Beulich1-2/+3
2019-11-14x86: fold individual Jump* attributes into a single Jump oneJan Beulich1-10/+11
2019-11-14x86: make JumpAbsolute an insn attributeJan Beulich1-7/+12
2019-11-08x86: convert SReg from bitfield to enumeratorJan Beulich1-2/+2
2019-07-16x86: fold SReg{2,3}Jan Beulich1-3/+2
2019-05-14Fix illegal memory access triggered when attempting to assemble a bogus i386 ...Nick Clifton1-0/+6
2019-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2018-08-06x86: fold RegEip/RegRip and RegEiz/RegRizJan Beulich1-2/+1
2018-08-03x86: drop "mem" operand type attributeJan Beulich1-2/+2
2018-03-08x86: drop {X,Y,Z}MMWORD_MNEM_SUFFIXJan Beulich1-3/+0
2018-01-03Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2017-12-18x86: fold RegXMM/RegYMM/RegZMM into RegSIMDJan Beulich1-3/+3
2017-12-18x86: replace Reg8, Reg16, Reg32, and Reg64Jan Beulich1-3/+3
2017-11-30x86/Intel: issue diagnostics for redundant segment override prefixesJan Beulich1-3/+26
2017-11-30Revert "x86: Update segment register check in Intel syntax"Jan Beulich1-1/+7
2017-11-23x86/Intel: don't report multiple errors for a single insn operandJan Beulich1-2/+4
2017-11-13x86/Intel: don't mistake riz/eiz as base registerJan Beulich1-1/+3
2017-11-13x86-64/Intel: issue diagnostic for out of range displacementJan Beulich1-24/+25
2017-08-01x86: Update segment register check in Intel syntaxH.J. Lu1-7/+1
2017-01-23Fix spelling mistakes and typos in the GAS sources.Nick Clifton1-1/+1
2017-01-02Update year range in copyright notice of all files.Alan Modra1-1/+1
2016-07-01x86/Intel: fix operand checking for MOVSDJan Beulich1-0/+4
2016-01-01Copyright update for binutilsAlan Modra1-1/+1
generated by cgit v1.1 at 2024-11-25 22:45:53 +0000