aboutsummaryrefslogtreecommitdiff
path: root/gas/config/tc-aarch64.c
AgeCommit message (Expand)AuthorFilesLines
2022-06-29opcodes/aarch64: split off creation of comment text in disassemblerAndrew Burgess1-1/+11
2022-05-19Arm64: force emission of ILP32-dependent relocsJan Beulich1-1/+1
2022-05-18Arm64: follow-on to PR gas/27217 fixJan Beulich1-2/+7
2022-04-08gas: Port "copy st_size only if unset" to aarch64 and riscvFangrui Song1-10/+10
2022-04-07Arm64: arrange for line number emission for .instJan Beulich1-1/+5
2022-01-02Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2021-12-16aarch64: Add support for Armv9.1-A to Armv9.3-ARichard Sandiford1-0/+3
2021-12-02aarch64: Add BC instructionRichard Sandiford1-0/+2
2021-12-02aarch64: Enforce P/M/E order for MOPS instructionsRichard Sandiford1-10/+28
2021-12-02aarch64: Add support for +mopsRichard Sandiford1-0/+33
2021-12-02aarch64: Add support for Armv8.8-ARichard Sandiford1-0/+1
2021-12-02aarch64: Provide line info for unclosed sequencesRichard Sandiford1-12/+12
2021-11-30aarch64: Check for register aliases before mnemonicsRichard Sandiford1-33/+29
2021-11-17aarch64: [SME] SVE2 instructions added to support SMEPrzemyslaw Wirkus1-0/+78
2021-11-17aarch64: [SME] Add SME mode selection and state access instructionsPrzemyslaw Wirkus1-8/+48
2021-11-17aarch64: [SME] Add LD1x, ST1x, LDR and STR instructionsPrzemyslaw Wirkus1-8/+107
2021-11-17aarch64: [SME] Add ZERO instructionPrzemyslaw Wirkus1-0/+104
2021-11-17aarch64: [SME] Add MOV and MOVA instructionsPrzemyslaw Wirkus1-1/+218
2021-11-17aarch64: [SME] Add SME instructionsPrzemyslaw Wirkus1-1/+126
2021-11-17aarch64: [SME] Add +sme option to -marchPrzemyslaw Wirkus1-0/+11
2021-09-30aarch64: Enable Cortex-X2 CPUPrzemyslaw Wirkus1-0/+6
2021-09-30aarch64: Enable Cortex-A710 CPUPrzemyslaw Wirkus1-0/+6
2021-09-30aarch64: Enable Cortex-A510 CPUPrzemyslaw Wirkus1-0/+6
2021-09-30aarch64: add armv9-a architecture to -marchPrzemyslaw Wirkus1-0/+1
2021-08-11Arm64: leave .bfloat16 processing to common codeJan Beulich1-49/+1
2021-07-01opcodes: constify aarch64_opcode_tablesMike Frysinger1-3/+3
2021-06-17Fix an assertion failure in the AArch64 assembler triggered by incorrect inst...Nick Clifton1-3/+12
2021-04-09AArch64: Fix Diagnostic messaging for LD/ST Exclusive.Tejas Belagod1-8/+39
2021-04-06Fix a problem assembling AArch64 sources when a relocation is generated again...Nick Clifton1-140/+180
2021-04-01Use startswith in gas subfolder.Martin Liska1-6/+5
2021-03-31Use bool in gasAlan Modra1-204/+204
2021-03-31Remove bfd_stdint.hAlan Modra1-1/+1
2021-01-11aarch64: Remove support for CSREKyrylo Tkachov1-31/+0
2021-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2020-11-23aarch64: Add support for Cortex-A78CPrzemyslaw Wirkus1-0/+9
2020-11-16aarch64: Add +pauth flag for Pointer Authentication featurePrzemyslaw Wirkus1-0/+2
2020-11-16aarch64: Extract Condition flag manipulation feature from Armv8.4-APrzemyslaw Wirkus1-0/+2
2020-11-09aarch64: Update LS64 feature with system registerPrzemyslaw Wirkus1-1/+2
2020-11-09aarch64: Limit Rt register number for LS64 load/store instructionsPrzemyslaw Wirkus1-0/+16
2020-11-03[PATCH][GAS] aarch64: Add atomic 64-byte load/store instructions for Armv8.7Przemyslaw Wirkus1-0/+2
2020-10-29aarch64: Fix DSB instruction 'missing immediate expression' errorsPrzemyslaw Wirkus1-1/+5
2020-10-28aarch64: Add CSR PDEC instructionPrzemyslaw Wirkus1-0/+31
2020-10-28aarch64: Add DSB instruction Armv8.7-a variantPrzemyslaw Wirkus1-0/+47
2020-10-28aarch64: Add basic support for armv8.7-a architecturePrzemyslaw Wirkus1-0/+1
2020-10-06aarch64: Fix bogus type punning in parse_barrier() [PR26699]Alex Coplan1-7/+1
2020-10-05[PATCH][GAS][AArch64] Update Cortex-X1 feature flagsPrzemyslaw Wirkus1-2/+6
2020-09-30[GAS][AArch64] Add support for Cortex-A78 and Cortex-A78AEPrzemyslaw Wirkus1-0/+14
2020-09-30aarch64: Add support for Neoverse N2 CPUAlex Coplan1-0/+10
2020-09-28This patch adds support for Cortex-X1Przemyslaw Wirkus1-0/+3
2020-09-28aarch64: Neoverse V1 tweaksAlex Coplan1-8/+9