aboutsummaryrefslogtreecommitdiff
path: root/gas/config/tc-aarch64.c
AgeCommit message (Expand)AuthorFilesLines
2015-03-25[AARCH64]Fix "align directive causes MAP_DATA symbol to be lost"Renlin Li1-16/+16
2015-03-13[AArch64] Don't warn on XZR/SP overlapping when it's in load/storeJiong Wang1-0/+2
2015-03-10[AArch64] Set the minimum alignment on code segmentsJiong Wang1-1/+8
2015-03-04Allow MOVK for R_AARCH64_TLSLE_MOVW_TPREL_G{0,1}NCRichard Sandiford1-2/+0
2015-02-26[AArch64] Add support for :tlsdesc: and TLSDESC_LD_PREL19Marcus Shawcroft1-1/+3
2015-02-26[AArch64] Add support for :tlsdesc: and TLSDESC_ADR_PREL21Marcus Shawcroft1-1/+3
2015-02-26Add ADR :tlsgd: directive and TLSGD_ADR_PREL21 support.Marcus Shawcroft1-1/+3
2015-02-26Adding support for TLSIE_LD_GOTTREL_PREL19.Marcus Shawcroft1-1/+3
2015-02-26Adding ld_literal_type.Marcus Shawcroft1-5/+36
2015-02-26Adding adr_type and prevent adr :got:Marcus Shawcroft1-3/+47
2015-02-26Remove dead code.Marcus Shawcroft1-3/+0
2015-02-11[AArch64] Fix code formatting in the cpu-tableJiong Wang1-6/+6
2015-02-04[AArch64] Add support for Cortex-A72Jiong Wang1-0/+2
2015-01-02ChangeLog rotatation and copyright year updateAlan Modra1-1/+1
2014-11-20[AArch64] Fix mis-detection of unpredictable load/store operations with FP regs.Richard Earnshaw1-6/+13
2014-11-19[AArch64] Warn on load pair to same registerJiong Wang1-0/+36
2014-11-18aarch64: allow adding/removing just feature flags via .arch_extensionJan Beulich1-12/+39
2014-11-18[AArch64] Add xgene2.Philipp Tomsich1-0/+2
2014-11-18[AArch64] Add xgene1.Philipp Tomsich1-0/+4
2014-11-14[AArch64] Enable CRC feature in GAS for cortex-a53 and cortex-a57.Marcus Shawcroft1-3/+5
2014-11-13[AArch64] Remove example processors from GAS.Marcus Shawcroft1-5/+0
2014-10-30Remove the artificial limit on code alignment through the use of theDr Philipp Tomsich1-43/+24
2014-10-21[AARCH64] Add thunderx support to gasAndrew Pinski1-0/+1
2014-10-21aarch64: move bogus assertionJan Beulich1-12/+14
2014-09-03[PATCH/AArch64] Generic support for all system registers using mrs and msrJiong Wang1-11/+5
2014-09-03[PATCH/AArch64] Implement LSE featureJiong Wang1-0/+2
2014-08-22aarch64: Fix CFA encoding of vector registersRichard Henderson1-1/+4
2014-07-26Prepare gas for 64-bit obstacksAlan Modra1-1/+1
2014-06-16Fixes a problem exposed by the aarcg64/illegal.s test case - where the assemb...Nick Clifton1-0/+4
2014-06-16This fixes the aarch64 assembler so that it will generate error messages whenJiong Wang1-9/+33
2014-03-18Enable verbose error messages by default for AArch64 gas.Yufeng Zhang1-3/+5
2014-03-12The value of a bignum expression is held in a single global array. This meansNick Clifton1-12/+49
2014-03-05Update copyright yearsAlan Modra1-2/+1
2014-01-07[AArch64] Add GAS recognition for "xgene-1"Philipp Tomsich1-0/+1
2013-12-18gas/Yufeng Zhang1-8/+8
2013-11-20Revert "Do not issue error messages when parsing a PSTATE register".Yufeng Zhang1-4/+1
2013-11-19 * config/tc-aarch64.c (parse_sys_reg): Do not issue error messagesNick Clifton1-1/+4
2013-11-18gas/Yufeng Zhang1-5/+5
2013-11-18Revert "Add support for AArch64 trace unit registers."Yufeng Zhang1-33/+8
2013-11-15gas/Yufeng Zhang1-8/+33
2013-11-05gas/Yufeng Zhang1-2/+7
2013-11-05gas/Yufeng Zhang1-0/+8
2013-11-05config/tc-aarch64.c: Avoid trying to parse a vector mov as immediate.Will Newton1-1/+2
2013-07-19[AArch64, ILP32] Retire -milp32 and -mlp64; use -mabi=ilp32 and -mabi=lp64.Yufeng Zhang1-5/+51
2013-07-03[PATCH, COMMITTED] [AArch64] Replace the :got_prel19: address modifier with :...Marcus Shawcroft1-7/+3
2013-07-03[AArch64] Tidy up switch statement in GAS.Marcus Shawcroft1-32/+32
2013-06-26[AArch64, ILP32] 3/6 Support for ELF32 relocs and refactor reloc handlingYufeng Zhang1-3/+48
2013-06-26[AArch64, ILP32] 2/6 Parametrize elfnn-aarch64.c and add basic support in ldYufeng Zhang1-3/+25
2013-05-28Correct the relocation names for R_AARCH64_TLSDESC_LD_PREL19 and R_AARCH64_TL...Yufeng Zhang1-3/+3
2013-05-28[AArch64] Range check only resolved relocations.Marcus Shawcroft1-26/+27
generated by cgit v1.1 at 2024-12-05 02:40:25 +0000