aboutsummaryrefslogtreecommitdiff
path: root/gas/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2021-06-15x86: permit parenthesized expressions again as addressing scale factorJan Beulich1-0/+8
2021-06-14gas: fold three as_warn() in emit_expr_with_reloc()Jan Beulich1-0/+4
2021-06-14gas: drop TC_ADDRESS_BYTES conditionalsJan Beulich1-0/+6
2021-06-11x86: Always define TC_PARSE_CONS_EXPRESSIONH.J. Lu1-0/+6
2021-06-11RISC-V: Update the riscv_opts.[rvc|rve] in the riscv_set_arch.Nelson Chu1-0/+6
2021-06-10arm: avoid "shadowing" of glibc function nameJan Beulich1-0/+8
2021-06-10arm: fix array-out-of-bounds upon register parsing errorJan Beulich1-0/+4
2021-06-10x86: suppress LEA optimization in a specific 16-bit caseJan Beulich1-0/+8
2021-06-08x86: cover a.out in recently added testsJan Beulich1-0/+6
2021-06-08x86: minor improvements to optimize_imm() (part II)Jan Beulich1-0/+5
2021-06-08x86: minor improvements to optimize_disp() (part II)Jan Beulich1-0/+5
2021-06-08x86-64: avoid bogus warnings with 32-bit addressingJan Beulich1-0/+11
2021-06-08x86: minor improvements to optimize_disp() (part I)Jan Beulich1-0/+5
2021-06-07x86: honor quoted figure braces in i386_att_operand()Jan Beulich1-0/+7
2021-06-07x86: better respect quotes in parse_operands()Jan Beulich1-0/+10
2021-06-07x86: allow unary operators to start a memory operandJan Beulich1-0/+8
2021-06-07x86: make symbol quotation check consistent in i386_att_operand()Jan Beulich1-0/+7
2021-06-07x86: correct absolute branch check with segment overrideJan Beulich1-0/+5
2021-06-07x86/Intel: drop unnecessary bracket matching from parse_operands()Jan Beulich1-0/+5
2021-06-07x86: remove pointless 2nd parameter from check_VecOperations()Jan Beulich1-0/+6
2021-06-07x86: immediate operands don't allow for vector operationsJan Beulich1-0/+4
2021-06-07ix86: wrap constantsJan Beulich1-0/+9
2021-06-03PR1202, mcore disassembler: wrong address looptAlan Modra1-0/+5
2021-05-29PowerPC table driven -Mraw disassemblyAlan Modra1-0/+6
2021-05-29MIPS/GAS/testsuite: Add C0, C1, C2, C3 opcode testsMaciej W. Rozycki1-0/+56
2021-05-29MIPS/GAS/testsuite: Run RFE test across all ISAsMaciej W. Rozycki1-0/+10
2021-05-29MIPS/GAS/testsuite: Run coprocessor tests across all ISAsMaciej W. Rozycki1-0/+99
2021-05-29MIPS/opcodes: Accurately record coprocessor opcode CPU/ISA membershipMaciej W. Rozycki1-0/+6
2021-05-29MIPS/GAS/testsuite: Add tests for coprocessor branch instructionsMaciej W. Rozycki1-0/+18
2021-05-29MIPS/opcodes: Disassemble the RFE instructionMaciej W. Rozycki1-0/+6
2021-05-29MIPS/opcodes: Add legacy CP1 control register namesMaciej W. Rozycki1-0/+12
2021-05-29MIPS/GAS/testsuite: Add tests for coprocessor access instructionsMaciej W. Rozycki1-0/+29
2021-05-29MIPS/opcodes: Do not use CP0 register names for control registersMaciej W. Rozycki1-0/+6
2021-05-29MIPS/opcodes: Add TX39 CP0 register namesMaciej W. Rozycki1-0/+5
2021-05-29microMIPS/opcodes: Refer FPRs rather than FCRs with DMTC1Maciej W. Rozycki1-0/+10
2021-05-29MIPS/GAS: Use FCSR rather than RA with CFC1/CTC1Maciej W. Rozycki1-0/+5
2021-05-28x86: Restore PC16 relocation overflow checkH.J. Lu1-0/+9
2021-05-27PowerPC: Add new xxmr and xxlnot extended mnemonicsPeter Bergner1-0/+5
2021-05-27nds32: __builtin_strncpy bound equals destination sizeAlan Modra1-0/+6
2021-05-26x86: Propery check PC16 reloc overflow in 16-bit mode instructionsH.J. Lu1-0/+14
2021-05-26i386: Replace movsb with movsxbSebastien Villemot1-0/+6
2021-05-26RISC-V: Allow to link the objects with unknown prefixed extensions.Nelson Chu1-0/+5
2021-05-25Arm: Fix forward thumb references [PR gas/25235]Tamar Christina1-0/+8
2021-05-24RISC-V: PR25212, Report errors for invalid march and mabi combinations.Nelson Chu1-0/+16
2021-05-22Re: Fix offset for ia64 PCREL60B relocation on HP-UXAlan Modra1-0/+8
2021-05-20Fix overflow detection in the Z80 assembler.Sergey Belyashov1-0/+11
2021-05-20PR27888, fix link of gas with zlib by libtool 2.4.6Nicolas Boulenguez1-0/+7
2021-05-17arm: Fix bugs with MVE vmov from two GPRs to vector lanesAlex Coplan1-0/+8
2021-05-12SAFE_BYTE_GET64Alan Modra1-0/+5
2021-05-11Report illegal Z80 load instructions.Sergey Belyashov1-0/+9
generated by cgit v1.1 at 2024-09-27 16:10:04 +0000