aboutsummaryrefslogtreecommitdiff
path: root/gas/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2018-02-20MIPS16/GAS/testsuite: Add cross-section R_MIPS16_PC16_S1 relocation testsMaciej W. Rozycki1-0/+8
2018-02-20gas: xtensa: limit size of auto litpoolsMax Filippov1-0/+23
2018-02-20Clarify .arch_extension possible valuesThomas Preud'homme1-0/+5
2018-02-17Add .nop assembler directiveH.J. Lu1-0/+43
2018-02-15Fix AArch32 build attributes for Armv8.4-A.Tamar Christina1-0/+5
2018-02-13gas: xtensa: fix trampoline placementMax Filippov1-0/+5
2018-02-13Fix ARm assembler so that it rejects invalid immediate values for the Thumb O...Nick Clifton1-0/+9
2018-02-13x86-64: Generate branch with PLT32 relocationH.J. Lu1-0/+15
2018-02-13Fix compile time warning messages from gcc version 8 about cast between incom...Nick Clifton1-0/+28
2018-02-13MIPS/GAS/testsuite: Correct duplicate `Loongson-3A tests' test nameMaciej W. Rozycki1-0/+4
2018-02-12MIPS/GAS/test: Fix an n32 `.reginfo' size test failureMaciej W. Rozycki1-0/+5
2018-02-12MIPS: Fix encoding for MIPSr6 sigrie instruction.Henry Wong1-0/+6
2018-02-12Update Russian translation for the gas/ sub-directory.Nick Clifton1-0/+4
2018-02-08PR22819, powerpc gas "instruction address is not a multiple of 4"Alan Modra1-0/+12
2018-02-05RISC-V/GAS: Correct an `expr' global shadowing error for pre-4.8 GCCMaciej W. Rozycki1-0/+5
2018-02-05MIPS/BFD: Correctly report unsupported `.reginfo' section sizeMaciej W. Rozycki1-0/+8
2018-02-05Updated Brazillian portuguese and Russian translationNick Clifton1-0/+4
2018-01-31PR22714, Assembler preprocessor loses track of \@Alan Modra1-0/+8
2018-01-30Fix PR gas/22738 (.dc.a directive has wrong size on SPARC 64-bit).Eric Botcazou1-0/+8
2018-01-29Update Russian translation for the gas sub-directoryNick Clifton1-0/+4
2018-01-26MIPS/GAS: Correct `mips-*-windiss' target emulation configurationMaciej W. Rozycki1-0/+5
2018-01-26MIPS/GAS: Correct `mips-*-sysv4*' target emulation configurationMaciej W. Rozycki1-0/+5
2018-01-24[GAS][AARCH64]Add group relocations to create PC-relative offset.Renlin Li1-0/+24
2018-01-23MIPS/GAS: Correct default ABI selection for `mips64*-ps2-elf*'Maciej W. Rozycki1-0/+6
2018-01-23MIPS/GAS: Remove a stale OPTION_COMPAT_ARCH_BASE option markerMaciej W. Rozycki1-0/+5
2018-01-23Enable Intel PCONFIG instruction.Igor Tsimbalist1-0/+12
2018-01-23Enable Intel WBNOINVD instruction.Igor Tsimbalist1-0/+12
2018-01-23MIPS/GAS: Correct `as --help' always reporting `o32' as the default ABIMaciej W. Rozycki1-0/+5
2018-01-23MIPS/GAS: Add missing `-mmips16e2'/`-mno-mips16e2' help textMaciej W. Rozycki1-0/+5
2018-01-22GAS/doc: Correct `.set nomips16e2' directive description syntaxMaciej W. Rozycki1-0/+5
2018-01-22Fix the RX assembler so that it can handle escaped double quote characters, i...Oleg Endo1-0/+8
2018-01-19[gas/ARM] Remove spurious commentsThomas Preud'homme1-0/+5
2018-01-17RISC-V: Fix bug in prior addi/c.nop patch.Jim Wilson1-0/+5
2018-01-17Replace CET bit with IBT and SHSTK bits.Igor Tsimbalist1-0/+15
2018-01-16Update translations for various binutils components.Nick Clifton1-0/+4
2018-01-15RISC-V: Add support for addi that compresses to c.nop.Jim Wilson1-0/+5
2018-01-15[ARM] Add new macro for Thumb-only opcodesThomas Preud'homme1-0/+7
2018-01-15[ARM] Enable conditional Armv8-M instructionsThomas Preud'homme1-0/+7
2018-01-15[ARM] No IT usage deprecation for ARMv8-MThomas Preud'homme1-0/+12
2018-01-15Update Ukranian translations for bfd, binutils, gas, gold, ld and opcodesNick Clifton1-0/+4
2018-01-13Update pot filesNick Clifton1-0/+4
2018-01-13Bump version number to 2.30.51Nick Clifton1-0/+4
2018-01-13Add note about 2.30 branch creation to changelogsNick Clifton1-0/+1
2018-01-13Add 2.30 markers to NEWS files.Nick Clifton1-0/+4
2018-01-12Fix compile time warning building aout targeted architectures.Gunther Nikl1-0/+6
2018-01-11Remove VL variants for 4FMAPS and 4VNNIW insns.Igor Tsimbalist1-0/+20
2018-01-11gas tc-arm.c warning fixAlan Modra1-0/+5
2018-01-10x86: fix Disp8 handling for scalar AVX512_4FMAPS insnsJan Beulich1-0/+18
2018-01-10x86: fix Disp8 handling for AVX512VL VPCMP*{B,W} variantsJan Beulich1-0/+10
2018-01-09RISC-V: Disassemble x0 based addresses as 0.Jim Wilson1-0/+5
generated by cgit v1.1 at 2024-11-26 09:27:02 +0000