aboutsummaryrefslogtreecommitdiff
path: root/gas/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2020-05-11Power10 byte reverse instructionsPeter Bergner1-0/+6
2020-05-11Power10 Copy/Paste ExtensionsPeter Bergner1-0/+5
2020-05-11Power10 Add new L operand to the slbiag instructionPeter Bergner1-0/+6
2020-05-11PowerPC Rename powerxx to power10Alan Modra1-0/+9
2020-05-06Updated Swedish translation for the gas sub-directoryNick Clifton1-0/+4
2020-05-06Section "3.1 Preprocessing" of the online GAS manual has a wrong reference to...Nick Clifton1-0/+7
2020-05-05Restore readelf's warnings that describe real problems with the file being ex...Nick Clifton1-0/+6
2020-05-05[GAS] change of ELF flags initial value in rx-linuxGunther Nikl1-1/+4
2020-05-04GAS: Do not create an entry for the default directory if the directory table ...Nick Clifton1-0/+5
2020-05-04gas: PR 25863: Fix scalar vmul inside it block when assembling for MVEAndre Simoes Dias Vieira1-0/+7
2020-05-04Fix an illegal memory access in the assembler when generating a DWARF5 file/d...Nick Clifton1-0/+9
2020-04-30AArch64: add GAS support for UDF instructionAlex Coplan1-0/+11
2020-04-30ld: Add rx-linux emulation. gas: Change ELF flags initial value in rx-linuxYoshinori Sato1-0/+5
2020-04-29xtensa: gas: support optional immediate simcall parameterMax Filippov1-0/+9
2020-04-29Update expected disassembly after recent update.Nick Clifton1-0/+1
2020-04-29Fix the disassmbly of SH instructions which have an unsigned 8-bit immediate ...Nick Clifton1-0/+9
2020-04-27x86: Add i386 PE big-object supportTamar Christina1-0/+8
2020-04-27GAS: Allow automatically assigned entries in the file table to be reassigned ...Nick Clifton1-0/+11
2020-04-26Improve -mlfence-after-loadliuhongt1-0/+36
2020-04-22xtensa: fix PR ld/25861Max Filippov1-0/+10
2020-04-22.symver fixesAlan Modra1-0/+9
2020-04-21symver11.s: Add ".balign 8"H.J. Lu1-0/+4
2020-04-21Disallow PC relative for CMPI on MC68000/10Andreas Schwab1-0/+7
2020-04-21BFD: Exclude sections with no content from compress check.Tamar Christina1-0/+6
2020-04-21gas: Extend .symver directiveH.J. Lu1-0/+46
2020-04-20[AArch64, Binutils] Add missing TSB instructionSudakshina Das1-0/+8
2020-04-20[AArch64, Binutils] Make hint space instructions valid for Armv8-aSudakshina Das1-0/+8
2020-04-17bfin: allow ".=.+delta"Alan Modra1-0/+4
2020-04-16Stop the MIPS assembler from accepting ifunc symbols.Nick Clifton1-0/+11
2020-04-16cpu,gas,opcodes: support for eBPF JMP32 instruction classDavid Faust1-0/+6
2020-04-08x86: Correct -mlfence-before-indirect-branch= documentationH.J. Lu1-0/+5
2020-04-08[PATCH 1/4]: microblaze: remove duplicate prototypesGunther Nikl1-0/+4
2020-04-08[PATCH 4/4]: Add generic prototype for md_pcrel_from_sectionGunther Nikl1-0/+33
2020-04-08[PATCH 3/4]: m32c: remove duplicate define and prototypeGunther Nikl1-0/+3
2020-04-08[PATCH 2/4]: moxie: use generic pcrel supportGunther Nikl1-0/+5
2020-04-07gas: Mention support for Intel SERIALIZE and TSXLDTRKH.J. Lu1-0/+5
2020-04-07gas/doc/c-z80.texi: Fix @xref warningsH.J. Lu1-0/+4
2020-04-07Add support for intel TSXLDTRK instructions$Cui,Lili1-0/+10
2020-04-02Add support for intel SERIALIZE instructionLiliCui1-0/+10
2020-04-02ld: Disable ifunc tests on SolarisRainer Orth1-0/+7
2020-04-02[PATCH gas/m68k] Fix a register range checkGunther Nikl1-0/+5
2020-04-01x86: Force relocation against local absolute symbolH.J. Lu1-0/+11
2020-04-01gas: Fix some x86_64 testcases for Solaris not using R_X86_64_PLT32 [PR25732]Rainer Orth1-0/+15
2020-03-31PR 25611, PR 25614: GAS: Remove a double inclusion of "bignum.h"Maciej W. Rozycki1-0/+6
2020-03-30RISC-V: Update CSR to privileged spec 1.11.Nelson Chu1-0/+25
2020-03-25The "b" flag for COFF sections only unsets the LOAD attribute. It should als...J.W. Jagersma1-0/+5
2020-03-22s12z disassembler tidyAlan Modra1-0/+4
2020-03-20Add support for the xdef and xref pseudo-ops to the Z80 assembler.Sergey Belyashov1-0/+6
2020-03-17Replace a couple of assertions in the BFD library that can be triggered by at...Nick Clifton1-0/+25
2020-03-13gas, arm: PR25660L Fix vadd/vsub with lt and le condition codes for MVEAndre Vieira1-0/+14
generated by cgit v1.1 at 2024-12-18 18:52:06 +0000