aboutsummaryrefslogtreecommitdiff
path: root/gas/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2016-03-29make md_parse_option () take a const char *Trevor Saunders1-0/+80
2016-03-29apply ChangeLog for previous commitTrevor Saunders1-0/+8
2016-03-28add more const qualifiersTrevor Saunders1-0/+14
2016-03-25split up cr16s md_assemble ()Trevor Saunders1-0/+5
2016-03-25rename flag_size_check to flag_allow_nonconst_size and make it a boolTrevor Saunders1-0/+6
2016-03-24gas: sparc: allow ASR registers in the 0..31 range in V9 and laterJose E. Marchesi1-0/+5
2016-03-24make microblaze build with -Wwrite-stringsTrevor Saunders1-0/+5
2016-03-24localize string returned from visium's md_atof ()Trevor Saunders1-0/+5
2016-03-22make more variables constTrevor Saunders1-0/+22
2016-03-22tc-pdp11.c: remove useless codeTrevor Saunders1-0/+5
2016-03-22tc-sparc.c: get rid of wierd usage of strchr ()Trevor Saunders1-0/+5
2016-03-22use do_align () directly in tc-ia64.cTrevor Saunders1-0/+7
2016-03-22replace some raw xmalloc / xrealloc with the XNEW* macrosTrevor Saunders1-0/+14
2016-03-22Fix tic54x regressionAlan Modra1-0/+4
2016-03-22Remove more alloca callsAlan Modra1-0/+6
2016-03-22Add -Wstack-usage to the gcc warning flags list, but only if using a sufficie...Nick Clifton1-0/+4
2016-03-21arc/nps400: Add first nps400 instructionsAndrew Burgess1-0/+7
2016-03-21arc/opcodes: Use flag operand class to handle multiple flag matchesAndrew Burgess1-0/+10
2016-03-21arc: Add nps400 machine type, and assembler flag.Andrew Burgess1-0/+5
2016-03-21arc: Remove EF_ARC_CPU_GENERIC constant.Andrew Burgess1-0/+5
2016-03-21arc/gas: default mach is arc700, initialised in md_beginAndrew Burgess1-0/+12
2016-03-21gas/arc: Fix test for big-endian arcAndrew Burgess1-0/+5
2016-03-21Remove use of alloca.Nick Clifton1-0/+26
2016-03-20tc-i386.c: store encoded instructions in unsigned char[]Trevor Saunders1-0/+35
2016-03-18Update description of AArch64 assembler directives.Nick Clifton1-0/+4
2016-03-18Fix the disassembly of the AArch64's OOR instruction as a MOV instruction.Nick Clifton1-0/+4
2016-03-18Fix generation of as.1 manual page so that it can be converted to DocBook for...Nick Clifton1-0/+5
2016-03-17testsuite/ChangeLog is no longer supposed to existAlan Modra1-0/+7
2016-03-16[ARM] Support ARMv8.2 FP16 simd instructionsJiong Wang1-0/+30
2016-03-16Fix checking bignum values that are being inserted into byte sized containers.Nick Clifton1-0/+10
2016-03-15Update x86 register name documentation.Ulrich Drepper1-0/+5
2016-03-10PR gas/19744: Thumb-1 pcrop relocations don't work on Thumb-2 targetsMickael Guene1-0/+10
2016-03-09fixup -Wshadow warnings on gcc-4.7Trevor Saunders1-0/+7
2016-03-08[ARC] Allow non-instruction relocations within .text sectionsClaudiu Zissulescu1-0/+5
2016-03-07[ARM] Add support for Cortex-R8Thomas Preud'homme1-0/+5
2016-03-07Add const qualifiers at various places.Trevor Saunders1-0/+32
2016-03-04[ARM] Build attributes for ARMv8.1-A AdvSIMDMatthew Wahab1-0/+7
2016-03-04[ARM] Add feature check for ARMv8.1 AdvSIMD instructions.Matthew Wahab1-0/+19
2016-03-02Adjust testsuite/gas/i386/x86_64-intel.d for COFFH.J. Lu1-0/+4
2016-02-29[ARC] Local symbols relocation cleanupClaudiu Zissulescu1-0/+10
2016-02-29[ARC] General fixes.Claudiu Zissulescu1-0/+4
2016-02-26Add ChangeLog entries for PR ld/19645H.J. Lu1-0/+38
2016-02-25Convert more variables to a constant form.Trevor Saunders1-0/+70
2016-02-25gas: Update tests for big-endian arc targetsAndrew Burgess1-0/+7
2016-02-24[GAS][ARM][3/3]Add armv8.2 fp16 scalar instruction support. Based on SE_H ins...Renlin Li1-0/+33
2016-02-24[GAS][ARM][2/3]Add SE_H shape to represent fp16 type.Renlin Li1-0/+14
2016-02-24[OPCODES][ARM][1/3]Add armv8.2 fp16 instruction dissembler support.Renlin Li1-0/+5
2016-02-24[OPCODES][ARM]Fix mask for a few coprocessor opcodes.Renlin Li1-0/+5
2016-02-24[OPCODE][ARM]Correct disassembler for cdp/cdp2, mcr/mcr2, mrc/mrc2, ldc/ldc2,...Renlin Li1-0/+5
2016-02-24[ARM][gas] Add support for Cortex-A32Kyrylo Tkachov1-0/+5
generated by cgit v1.1 at 2024-12-21 10:47:56 +0000