aboutsummaryrefslogtreecommitdiff
path: root/bfd/elfxx-riscv.c
AgeCommit message (Expand)AuthorFilesLines
2023-07-28RISC-V: Add actual 'Zvkt' extension supportTsukasa OI1-0/+3
2023-07-24RISC-V: Implications from 'Zc[fd]' extensionsTsukasa OI1-0/+2
2023-07-24RISC-V: Prohibit the 'Zcf' extension on RV64Tsukasa OI1-0/+7
2023-07-18RISC-V: Supports Zcb extension.Jiawei1-0/+21
2023-07-18RISC-V: Support Zca/f/d extensions.Jiawei1-15/+29
2023-07-03RISC-V: Zvkh[a,b]: Remove individual instruction classChristoph Müllner1-8/+2
2023-07-01RISC-V: Add support for the Zvksc ISA extensionNathan Huckleberry1-0/+3
2023-07-01RISC-V: Add support for the Zvknc ISA extensionNathan Huckleberry1-0/+3
2023-07-01RISC-V: Add support for the Zvksg ISA extensionNathan Huckleberry1-0/+3
2023-07-01RISC-V: Add support for the Zvks ISA extensionChristoph Müllner1-0/+4
2023-07-01RISC-V: Add support for the Zvkng ISA extensionNathan Huckleberry1-0/+3
2023-07-01RISC-V: Allow nested implications for extensionsNathan Huckleberry1-7/+22
2023-07-01RISC-V: Add support for the Zvkn ISA extensionChristoph Müllner1-0/+5
2023-07-01RISC-V: Add support for the Zvksh ISA extensionChristoph Müllner1-0/+5
2023-07-01RISC-V: Add support for the Zvksed ISA extensionChristoph Müllner1-0/+5
2023-07-01RISC-V: Add support for the Zvknh[a,b] ISA extensionsChristoph Müllner1-0/+13
2023-07-01RISC-V: Add support for the Zvkned ISA extensionChristoph Müllner1-0/+5
2023-07-01RISC-V: Add support for the Zvkg ISA extensionChristoph Müllner1-0/+5
2023-07-01RISC-V: Add support for the Zvbc extensionNathan Huckleberry1-0/+5
2023-07-01RISC-V: Add support for the Zvbb ISA extensionChristoph Müllner1-0/+5
2023-06-30RISC-V: Add support for the Zfa extensionChristoph Müllner1-0/+39
2023-06-27 RISC-V: Support Zicond extensionPhilipp Tomsich1-0/+5
2023-05-19RISC-V: Support subtraction of .uleb128.Kuan-Lin Chen1-0/+54
2023-04-26 RISC-V: Support XVentanaCondOps extensionPhilipp Tomsich1-0/+4
2023-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2022-12-23RISC-V: Relax the order checking for the architecture stringNelson Chu1-135/+75
2022-11-25riscv: Add AIA extension support (Smaia, Ssaia)Christoph Müllner1-0/+4
2022-11-23RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standardXiao Zeng1-0/+4
2022-11-19RISC-V: Add 'Ssstateen' extension and its CSRsTsukasa OI1-1/+3
2022-11-17RISC-V: Add T-Head Int vendor extensionChristoph Müllner1-0/+5
2022-11-17RISC-V: Add T-Head Fmv vendor extensionChristoph Müllner1-0/+5
2022-11-07RISC-V: Remove RV32EF conflictTsukasa OI1-7/+0
2022-10-28RISC-V: Output mapping symbols with ISA string.Nelson Chu1-0/+7
2022-10-14RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()Jan Beulich1-0/+6
2022-10-14RISC-V: Imply 'Zicsr' from privileged extensions with CSRsTsukasa OI1-0/+5
2022-10-04RISC-V: Renamed INSN_CLASS for floating point in integer extensions.Nelson Chu1-15/+14
2022-09-30RISC-V: Add privileged extensions without instructions/CSRsTsukasa OI1-0/+3
2022-09-23RISC-V: Add Zawrs ISA extension supportChristoph Müllner1-0/+5
2022-09-22RISC-V: Add T-Head MemPair vendor extensionChristoph Müllner1-0/+5
2022-09-22RISC-V: Add T-Head MemIdx vendor extensionChristoph Müllner1-0/+5
2022-09-22RISC-V: Add T-Head FMemIdx vendor extensionChristoph Müllner1-0/+5
2022-09-22RISC-V: Add T-Head MAC vendor extensionChristoph Müllner1-0/+5
2022-09-22RISC-V: Add T-Head CondMov vendor extensionChristoph Müllner1-0/+5
2022-09-22RISC-V: Add T-Head Bitmanip vendor extensionChristoph Müllner1-0/+15
2022-09-22RISC-V: Add T-Head SYNC vendor extensionChristoph Müllner1-0/+5
2022-09-22RISC-V: Add T-Head CMO vendor extensionChristoph Müllner1-0/+5
2022-09-22RISC-V: Add generic support for vendor extensionsChristoph Müllner1-2/+7
2022-09-21RISC-V: Implement Ztso extensionShihua1-0/+1
2022-09-16RISC-V: Make g imply zmmul extension.Nelson Chu1-1/+1
2022-08-30RISC-V: Add 'Zmmul' extension in assembler.Tsukasa OI1-0/+6