aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-03-31x86: handle immediate operands for .insnJan Beulich6-4/+182
2023-03-31x86: allow for multiple immediates in output_disp()Jan Beulich1-5/+5
2023-03-31x86: handle EVEX Disp8 for .insnJan Beulich5-1/+149
2023-03-31x86: process instruction operands for .insnJan Beulich6-21/+432
2023-03-31x86: parse special opcode modifiers for .insnJan Beulich1-1/+38
2023-03-31x86: parse VEX and alike specifiers for .insnJan Beulich6-6/+252
2023-03-31x86: introduce .insn directiveJan Beulich9-10/+218
2023-03-31Arm64/ELF: accept relocations against STN_UNDEFJan Beulich1-1/+5
2023-03-31Automatic date update in version.inGDB Administrator1-1/+1
2023-03-30PR gdb/30219: Clear sync_quit_force_run in quit_forceKevin Buettner2-0/+9
2023-03-30aarch64: Remove stray reglist variableRichard Sandiford1-1/+1
2023-03-30aarch64: Add the RPRFM instructionRichard Sandiford14-886/+1113
2023-03-30aarch64: Add the SVE FCLAMP instructionRichard Sandiford10-760/+873
2023-03-30aarch64: Add new SVE shift instructionsRichard Sandiford9-873/+1006
2023-03-30aarch64: Add new SVE saturating conversion instructionsRichard Sandiford9-752/+881
2023-03-30aarch64: Add new SVE dot-product instructionsRichard Sandiford16-854/+1111
2023-03-30aarch64: Add the SVE BFMLSL instructionsRichard Sandiford9-742/+936
2023-03-30aarch64: Add the SME2 UZP and ZIP instructionsRichard Sandiford9-338/+790
2023-03-30aarch64: Add the SME2 UNPK instructionsRichard Sandiford9-709/+945
2023-03-30aarch64: Add the SME2 shift instructionsRichard Sandiford25-508/+1066
2023-03-30aarch64: Add the SME2 saturating conversion instructionsRichard Sandiford21-468/+921
2023-03-30aarch64: Add the SME2 FP<->FP conversion instructionsRichard Sandiford9-948/+1102
2023-03-30aarch64: Add the SME2 FP<->int conversion instructionsRichard Sandiford9-749/+1190
2023-03-30aarch64: Add the SME2 CLAMP instructionsRichard Sandiford9-820/+1299
2023-03-30aarch64: Add the SME2 MOPA and MOPS instructionsRichard Sandiford9-717/+966
2023-03-30aarch64: Add the SME2 vertical dot-product instructionsRichard Sandiford30-669/+1345
2023-03-30aarch64: Add the SME2 dot-product instructionsRichard Sandiford30-753/+3708
2023-03-30aarch64: Add the SME2 MLALL and MLSLL instructionsRichard Sandiford29-851/+3921
2023-03-30aarch64: Add the SME2 MLAL and MLSL instructionsRichard Sandiford17-665/+3573
2023-03-30aarch64: Add the SME2 FMLA and FMLS instructionsRichard Sandiford22-529/+1884
2023-03-30aarch64: Add the SME2 maximum/minimum instructionsRichard Sandiford13-445/+3198
2023-03-30aarch64: Add the SME2 ADD and SUB instructionsRichard Sandiford31-488/+2177
2023-03-30aarch64: Add the SME2 ZT0 instructionsRichard Sandiford20-409/+1443
2023-03-30aarch64: Add the SME2 predicate-related instructionsRichard Sandiford37-845/+3961
2023-03-30aarch64: Add the SME2 multivector LD1 and ST1 instructionsRichard Sandiford40-448/+8895
2023-03-30aarch64: Add the SME2 MOVA instructionsRichard Sandiford21-314/+2282
2023-03-30aarch64: Add support for predicate-as-counter registersRichard Sandiford22-1600/+1983
2023-03-30aarch64; Add support for vector offset rangesRichard Sandiford13-13/+151
2023-03-30aarch64: Add support for vgx2 and vgx4Richard Sandiford15-9/+173
2023-03-30aarch64: Add _off4 suffix to AARCH64_OPND_SME_ZA_arrayRichard Sandiford5-11/+11
2023-03-30aarch64: Add a _10 suffix to FLD_imm3Richard Sandiford6-8/+8
2023-03-30aarch64: Add +sme2Richard Sandiford4-0/+7
2023-03-30aarch64: Prefer register ranges & support wrappingRichard Sandiford12-983/+1039
2023-03-30aarch64: Add support for strided register listsRichard Sandiford7-62/+135
2023-03-30aarch64: Sort fields alphanumericallyRichard Sandiford2-163/+164
2023-03-30aarch64: Resync field namesRichard Sandiford1-7/+7
2023-03-30aarch64: Regularise FLD_* suffixesRichard Sandiford6-55/+55
2023-03-30aarch64: Rename some of GAS's REG_TYPE_* macrosRichard Sandiford1-71/+71
2023-03-30aarch64: Add a aarch64_cpu_supports_inst_p helperRichard Sandiford3-2/+17
2023-03-30aarch64: Reorder some OP_SVE_* macrosRichard Sandiford1-16/+16
generated by cgit v1.1 at 2024-11-29 12:50:09 +0000