aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
1998-05-19 * reloc.c (bfd_check_overflow): Add casts before shifts which mayIan Lance Taylor2-7/+28
not fit in 32 bits. (_bfd_relocate_contents): Likewise.
1998-05-19 * gas/mips/mips16.d: Correct to reflect bug fix to disassembler.Ian Lance Taylor1-0/+4
1998-05-19 * mips-dis.c (print_mips16_insn_arg): Handle type ']' correctlyIan Lance Taylor1-0/+5
with a shift count of 0.
1998-05-19*** empty log message ***Catherine Moore1-0/+5
1998-05-19Use number_to_chars_bigendian and number_to_chars_littleendian toCatherine Moore1-4/+37
write data in sparc_handle_align.
1998-05-19Fix PR 15948Nick Clifton1-0/+5
1998-05-18 * write.c (fixup_segment): Change "segment" to "section" inDoug Evans1-0/+5
error message.
1998-05-18Fix nightly testing bug.Nick Clifton2-9/+24
1998-05-18Change subtraction of two symbols message; At end of file flush any ↵Michael Meissner2-1/+5
debug_sym links
1998-05-18 * dbxread.c (process_one_symbol): If block addresses are relative toKeith Seitz1-0/+6
function start addresses, reset function_start_address whenever a new source file is seen.
1998-05-18 From Jason Merrill <jason@cygnus.com>:Ian Lance Taylor2-2/+31
* ldlang.c (wild_sort): Correct order of sort. * scripttempl/elf.sc: Put *crtbegin.o before other .ctors and .dtors. * scripttempl/elfd10v.sc: Likewise. start-sanitize-d30v * scripttempl/elfd30v.sc: Likewise. end-sanitize-d30v * scripttempl/elfppc.sc: Likewise.
1998-05-18 * config/tc-mips.c (validate_mips_insn): Handle ';' opcode completer.Jeff Law1-0/+5
(mips_ip): Likewise.
1998-05-18* Added tests for R5900 mult1 instructions.Frank Ch. Eigler3-10/+15
1998-05-18 * vu0.s: Test vopmula/vopmsub with and without opcodeJeff Law1-0/+8
completer. * vu0.d: Corresponding changes.
1998-05-18* Followup for SCEI PR 15853: 2-operand R5900 "mult1" instruction.Frank Ch. Eigler2-0/+5
Mon May 18 14:27:06 1998 Frank Ch. Eigler <fche@cygnus.com> * mips-opc.c (mult1): Add two-operand variety of mult1 for R5900.
1998-05-18 * mips-dis.c (print_insn_arg): Handle ';' opcode completer.Jeff Law3-6/+28
(_print_insn_mips): Likewise. * vu0.h (vopmula, vopmsub): Correctly handle opcode/operand completers.
1998-05-18 * sim/sky/sky.ld: Delete file.Doug Evans1-0/+6
1998-05-18Changed command line switch from --m32rx-enable-special to --hiddenNick Clifton3-29/+13
Removed documentation about the switch.
1998-05-18* Monster patch - may destablize MIPS sims for a little while.Frank Ch. Eigler9-192/+1271
* Followup patch for SCEI PR 15853 * First check-in of TX3904 interrupt controller devices for ECC. [sanitized] * First implementation of MIPS hardware interrupt emulation. Mon May 18 18:22:42 1998 Frank Ch. Eigler <fche@cygnus.com> * configure.in (SIM_AC_OPTION_HARDWARE): Added common hardware modules. Recognize TX39 target with "mips*tx39" pattern. * configure: Rebuilt. * sim-main.h (*): Added many macros defining bits in TX39 control registers. (SignalInterrupt): Send actual PC instead of NULL. (SignalNMIReset): New exception type. * interp.c (board): New variable for future use to identify a particular board being simulated. (mips_option_handler,mips_options): Added "--board" option. (interrupt_event): Send actual PC. (sim_open): Make memory layout conditional on board setting. (signal_exception): Initial implementation of hardware interrupt handling. Accept another break instruction variant for simulator exit. (decode_coproc): Implement RFE instruction for TX39. (mips.igen): Decode RFE instruction as such. start-sanitize-tx3904 * configure.in (tx3904cpu,tx3904irc): Added devices for tx3904. * interp.c: Define "jmr3904" and "jmr3904debug" board types and bbegin to implement memory map. * dv-tx3904cpu.c: New file. * dv-tx3904irc.c: New file. end-sanitize-tx3904
1998-05-18* Followup for SCEI PR 15853.Frank Ch. Eigler2-26/+63
Mon May 18 12:37:38 1998 Frank Ch. Eigler <fche@cygnus.com> * config/tc-mips.c (macro): For R5900, use "B" operand format for "break" instructions generated in macro (div etc.) instructions.
1998-05-18Improve error messageMichael Meissner2-36/+59
1998-05-18* Various MIPS test case tweaks.Frank Ch. Eigler2-0/+37
Mon May 18 13:11:45 1998 Frank Ch. Eigler <fche@cygnus.com> * gas/mips/{div,ld,mul}.d: Add assembler -mcpu= flag to match disassembler. start-sanitize-r5900 * gas/mips/break5900.[sd]: Test that break instructions generated in div/etc. macro instructions are of 20-bit variety for R5900. end-sanitize-r5900
1998-05-18* Fix sanitizationFrank Ch. Eigler1-0/+3
1998-05-18 * elf64-alpha.c (elf64_alpha_relax_section): Set again on changes.Richard Henderson1-0/+7
(elf64_alpha_can_merge_gots, elf64_alpha_merge_gots, elf64_alpha_size_got_sections): Rewrite, handling multiple got subsections during relaxation more correctly.
1998-05-17 * gdb.base/reread.exp: New file.Mark Alexander5-0/+171
* gdb.base/reread1.c: New file. * gdb.base/reread2.c: New file.
1998-05-17 * config/sim.exp: Use 'target sim -sparclite' when runningMark Alexander2-14/+24
SPARClite programs.
1998-05-17Keep structs2.{c,exp} for now.Doug Evans1-2/+2
1998-05-17 * gdb.base/structs2.exp: New file.Doug Evans4-0/+149
* gdb.base/structs2.c: New file.
1998-05-17 * cgen-sim.h (CGEN_CPU): New members idesc_{read,sem}_init_p.Doug Evans1-0/+3
* genmloop.sh: Use them rather than static locals.
1998-05-16 * erc32.c (close_port): Don't close stdin; it kills GDB.Doug Evans1-0/+8
(byte_swap_words): New function. * sis.h: (byte_swap_words): Declare. * interf.c (run_sim): Always fetch instructions as big-endian. * sis.c (run_sim): Ditto. Move this c/l entry from ../ChangeLog.
1998-05-16* Bringing over patches for PR 15870, 15653 from chill/d30v branches.Frank Ch. Eigler3-8/+26
Also, fixed a small third-party sanitize typo in ChangeLog.
1998-05-16 * sim-if.c (sim_stop): Update call to @cpu@_engine_stop.Doug Evans2-126/+137
(sim_sync_stop): New function.
1998-05-16 * sim-engine.c (sim_engine_set_run_state): New function.Doug Evans2-28/+51
* sim-engine.h (sim_engine_set_run_state): Declare. * genmloop.sh (pending_reason,pending_sigrc): New static locals. (@cpu@_engine_stop): New args reason,sigrc. All callers updated. (engine_resume): Reorganize. Allow synchronous exit from main loop.
1998-05-16 * sim/m32r/allinsn.exp: Pass --m32rx-enable-special to gas.Doug Evans3-0/+51
* sim/m32r/misc.exp: Ditto.
1998-05-15 * Makefile.in (devices.o): Add dependencies.Doug Evans5-384/+709
* arch.h,cpu.c,cpu.h,cpuall.h: Regenerate. * sem-switch.c,sem.c: Regenerate. * mloop.in (execute): Update calls to TRACE_INSN_{INIT,FINI}. * cpux.c,cpux.h,modelx.c,semx.c: Regenerate. * m32rx.c (m32rx_model_mark_{busy,unbusy}_reg): New functions. * mloopx.in (execute): Update calls to TRACE_INSN_{INIT,FINI}.
1998-05-15 * cgen-trace.c (trace_insn_init): New arg first_p.Doug Evans3-5/+15
All callers updated. (trace_insn_fini): New arg last_p. All callers updated. * cgen-trace.h (trace_insn_init,trace_insn_fini): Update. (TRACE_INSN_INIT,TRACE_INSN_FINI): Update. * genmloop.sh (engine_resume): Update.
1998-05-15(cgen_hw_lookup_by_num): better nameDoug Evans1-1/+1
1998-05-15 * cgen-opc.c (cgen_hw_lookup_by_name): Renamed from cgen_hw_lookup.Doug Evans2-65/+139
(cgen_hw_lookup_by_enum): New function. * m32r-opc.c, m32r-opc.h: Regenerate, delete h-abort.
1998-05-15Run ranlib on installed copy of libsim.a.Joyce Janczyn2-1/+7
1998-05-15Java sanitization.Stu Grossman6-11/+142
1998-05-15Sanitize Java.Stu Grossman2-3/+12
1998-05-15add ld-ilocks-addr32.dGavin Romig-Koch1-0/+1
1998-05-15Install libsim.a $(exec_prefix)/lib/lib[target]-sim.a as part of install-sim.Joyce Janczyn2-17/+70
1998-05-15 * gas/mips/mips.exp: Distinguish chains with 32-bit addresses.Gavin Romig-Koch2-0/+636
* gas/mips/ld-ilocks-addr32.d : New.
1998-05-15 * ldlex.l: Recognize keyword SORT.Ian Lance Taylor7-95/+464
* ldgram.y (current_file): Change to struct wildcard_spec. (%union): Add new fields cname and wildcard. (wildcard_name, wildcard_spec): New nonterminals. (file_NAME_list): Use wildcard_spec. (input_section_spec): Change current_file usage. * ld.h (struct wildcard_spec): Define. * ldlang.h (lang_wild_statement_struct): Add new fields sections_sorted and filenames_sorted. (lang_add_wild): Update declaration. * ldlang.c (wild_sort): New static function. (wild_section): Use wild_sort. (print_wild_statement): Print sorting information. (lang_add_wild): Add new parameters sections_sorted and filenames_sorted. Change all callers. * mri.c (mri_draw_tree): Update calls to lang_add_wild. * scripttempl/elf.sc: Sort .ctors.* and .dtors.* by section name. * scripttempl/elfd10v.sc: Likewise. * scripttempl/elfd30v.sc: Likewise. * scripttempl/elfppc.sc: Likewise.
1998-05-15 * sis.h (uint64, int64): Define.Mark Alexander1-0/+13
* exec.c (SDIV, SDIVCC, UDIV, UDIVCC): Define new opcodes. * (mul64): Simplify calculation of negative result. * (div64): New helper function for 64-bit division. * (dispatch_instruction): Add emulation of SDIV, SDIVCC, UDIV, and UDIVCC.
1998-05-15* emulparams/m32relf.sh (TEMPLATE_NAME): Define.Richard Henderson1-0/+4
1998-05-15Tweak last entry.Doug Evans1-1/+1
1998-05-15 * config/default.exp (CC,SIM): Delete.Doug Evans1-1/+6
* sky-defs.tcl (LDSCRIPT,SIM): Delete. (run_trc_test): Use sim_compile, sim_run. Only delete temp files if testcase passed. (run_brn_test): Ditto.
1998-05-14Added support for display emulation specific command line options.Nick Clifton3-2/+43
Added internationalisation to emulation templates. Added --support-old-code command line option to armcoff and pe emulations.
generated by cgit v1.1 at 2025-02-08 02:58:41 +0000