aboutsummaryrefslogtreecommitdiff
path: root/sim/sh64/sh64-sim.h
diff options
context:
space:
mode:
Diffstat (limited to 'sim/sh64/sh64-sim.h')
-rw-r--r--sim/sh64/sh64-sim.h89
1 files changed, 89 insertions, 0 deletions
diff --git a/sim/sh64/sh64-sim.h b/sim/sh64/sh64-sim.h
new file mode 100644
index 0000000..fc3ed7a
--- /dev/null
+++ b/sim/sh64/sh64-sim.h
@@ -0,0 +1,89 @@
+/* collection of junk waiting time to sort out
+ Copyright (C) 2000 Free Software Foundation, Inc.
+ Contributed by Red Hat, Inc.
+
+This file is part of the GNU Simulators.
+
+This program is free software; you can redistribute it and/or modify
+it under the terms of the GNU General Public License as published by
+the Free Software Foundation; either version 2, or (at your option)
+any later version.
+
+This program is distributed in the hope that it will be useful,
+but WITHOUT ANY WARRANTY; without even the implied warranty of
+MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+GNU General Public License for more details.
+
+You should have received a copy of the GNU General Public License along
+with this program; if not, write to the Free Software Foundation, Inc.,
+59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
+
+#ifndef SH64_SIM_H
+#define SH64_SIM_H
+
+#define GETTWI GETTSI
+#define SETTWI SETTSI
+
+
+enum {
+ ISM_COMPACT, ISM_MEDIA
+};
+
+/* Hardware/device support. */
+extern device sh5_devices;
+
+/* FIXME: Temporary, until device support ready. */
+struct _device { int foo; };
+
+extern IDESC * sh64_idesc_media;
+extern IDESC * sh64_idesc_compact;
+
+/* Function prototypes from sh64.c. */
+
+BI sh64_endian (SIM_CPU *);
+VOID sh64_break (SIM_CPU *, PCADDR);
+VOID sh64_trapa (SIM_CPU *, DI, PCADDR);
+VOID sh64_compact_trapa (SIM_CPU *, UQI, PCADDR);
+
+SF sh64_fldi0 (SIM_CPU *);
+SF sh64_fldi1 (SIM_CPU *);
+DF sh64_fcnvsd (SIM_CPU *, SF);
+SF sh64_fcnvds (SIM_CPU *, DF);
+
+DF sh64_fabsd (SIM_CPU *, DF);
+SF sh64_fabss (SIM_CPU *, SF);
+DF sh64_faddd (SIM_CPU *, DF, DF);
+SF sh64_fadds (SIM_CPU *, SF, SF);
+DF sh64_fdivd (SIM_CPU *, DF, DF);
+SF sh64_fdivs (SIM_CPU *, SF, SF);
+DF sh64_floatld (SIM_CPU *, SF);
+SF sh64_floatls (SIM_CPU *, SF);
+DF sh64_floatqd (SIM_CPU *, DF);
+SF sh64_floatqs (SIM_CPU *, DF);
+SF sh64_fmacs(SIM_CPU *, SF, SF, SF);
+DF sh64_fmuld (SIM_CPU *, DF, DF);
+SF sh64_fmuls (SIM_CPU *, SF, SF);
+DF sh64_fnegd (SIM_CPU *, DF);
+SF sh64_fnegs (SIM_CPU *, SF);
+DF sh64_fsqrtd (SIM_CPU *, DF);
+SF sh64_fsqrts (SIM_CPU *, SF);
+DF sh64_fsubd (SIM_CPU *, DF, DF);
+SF sh64_fsubs (SIM_CPU *, SF, SF);
+SF sh64_ftrcdl (SIM_CPU *, DF);
+DF sh64_ftrcdq (SIM_CPU *, DF);
+SF sh64_ftrcsl (SIM_CPU *, SF);
+DF sh64_ftrcsq (SIM_CPU *, SF);
+VOID sh64_ftrvs (SIM_CPU *, unsigned, unsigned, unsigned);
+
+BI sh64_fcmpeqs (SIM_CPU *, SF, SF);
+BI sh64_fcmpeqd (SIM_CPU *, DF, DF);
+BI sh64_fcmpges (SIM_CPU *, SF, SF);
+BI sh64_fcmpged (SIM_CPU *, DF, DF);
+BI sh64_fcmpgts (SIM_CPU *, SF, SF);
+BI sh64_fcmpgtd (SIM_CPU *, DF, DF);
+BI sh64_fcmpund (SIM_CPU *, DF, DF);
+BI sh64_fcmpuns (SIM_CPU *, SF, SF);
+
+DI sh64_nsb (SIM_CPU *, DI);
+
+#endif /* SH64_SIM_H */