aboutsummaryrefslogtreecommitdiff
path: root/sim/mn10300
diff options
context:
space:
mode:
Diffstat (limited to 'sim/mn10300')
-rw-r--r--sim/mn10300/ChangeLog8
-rw-r--r--sim/mn10300/simops.c4
2 files changed, 10 insertions, 2 deletions
diff --git a/sim/mn10300/ChangeLog b/sim/mn10300/ChangeLog
index b18be23..6a68606 100644
--- a/sim/mn10300/ChangeLog
+++ b/sim/mn10300/ChangeLog
@@ -1,3 +1,11 @@
+Tue Jun 10 12:31:32 1997 Jeffrey A Law (law@cygnus.com)
+
+ * simops.c: Fix return address computation for "call" instructions.
+
+Thu May 22 01:43:11 1997 Jeffrey A Law (law@cygnus.com)
+
+ * interp.c (sim_open): Fix typo.
+
Wed May 21 23:27:58 1997 Jeffrey A Law (law@cygnus.com)
* interp.c (sim_resume): Add missing case in big switch
diff --git a/sim/mn10300/simops.c b/sim/mn10300/simops.c
index 8f86609..a913f4c 100644
--- a/sim/mn10300/simops.c
+++ b/sim/mn10300/simops.c
@@ -2535,7 +2535,7 @@ void OP_CD000000 (insn, extension)
unsigned long mask;
sp = State.regs[REG_SP];
- next_pc = State.regs[REG_PC] + 2;
+ next_pc = State.regs[REG_PC] + 5;
State.mem[sp] = next_pc & 0xff;
State.mem[sp+1] = (next_pc & 0xff00) >> 8;
State.mem[sp+2] = (next_pc & 0xff0000) >> 16;
@@ -2601,7 +2601,7 @@ void OP_DD000000 (insn, extension)
unsigned long mask;
sp = State.regs[REG_SP];
- next_pc = State.regs[REG_PC] + 2;
+ next_pc = State.regs[REG_PC] + 7;
State.mem[sp] = next_pc & 0xff;
State.mem[sp+1] = (next_pc & 0xff00) >> 8;
State.mem[sp+2] = (next_pc & 0xff0000) >> 16;