diff options
Diffstat (limited to 'sim/mn10300/mn10300.igen')
-rw-r--r-- | sim/mn10300/mn10300.igen | 808 |
1 files changed, 808 insertions, 0 deletions
diff --git a/sim/mn10300/mn10300.igen b/sim/mn10300/mn10300.igen index 1b42db4..2ffa980 100644 --- a/sim/mn10300/mn10300.igen +++ b/sim/mn10300/mn10300.igen @@ -3,6 +3,7 @@ :option:::insn-specifying-widths:true :option:::hi-bit-nr:7 :model:::mn10300:mn10300: +:model:::am33:am33: // What do we do with an illegal instruction? :internal::::illegal: @@ -15,6 +16,7 @@ 4.0x8,2.DM1,2.DN0=DM1+8.IMM8:S0i:::mov "mov" *mn10300 +*am33 { /* OP_8000 (); */ signed32 immed = EXTEND8 (IMM8); @@ -26,6 +28,7 @@ 4.0x8,2.DM1,2.DN0!DM1:S0:::mov "mov" *mn10300 +*am33 { PC = cia; /* OP_80 (); */ @@ -37,6 +40,7 @@ 8.0xf1+1110,2.DM1,2.AN0:D0:::mov "mov" *mn10300 +*am33 { /* OP_F1E0 (); */ PC = cia; @@ -48,6 +52,7 @@ 8.0xf1+1101,2.AM1,2.DN0:D0a:::mov "mov" *mn10300 +*am33 { /* OP_F1D0 (); */ PC = cia; @@ -59,6 +64,7 @@ 4.0x9,2.AM1,2.AN0=AM1+8.IMM8:S0ai:::mov "mov" *mn10300 +*am33 { PC = cia; /* OP_9000 (); */ @@ -70,6 +76,7 @@ 4.0x9,2.AM1,2.AN0!AM1:S0a:::mov "mov" *mn10300 +*am33 { PC = cia; /* OP_90 (); */ @@ -81,6 +88,7 @@ 4.0x3,11,2.AN0:S0b:::mov "mov" *mn10300 +*am33 { /* OP_3C (); */ PC = cia; @@ -92,6 +100,7 @@ 8.0xf2+4.0xf,2.AM1,00:D0b:::mov "mov" *mn10300 +*am33 { /* OP_F2F0 (); */ PC = cia; @@ -103,6 +112,7 @@ 8.0xf2+4.0xe,01,2.DN0:D0c:::mov "mov" *mn10300 +*am33 { /* OP_F2E4 (); */ PC = cia; @@ -114,6 +124,7 @@ 8.0xf2+4.0xf,2.DM1,11:D0d:::mov "mov" *mn10300 +*am33 { /* OP_F2F3 (); */ PC = cia; @@ -125,6 +136,7 @@ 8.0xf2+4.0xe,00,2.DN0:D0e:::mov "mov" *mn10300 +*am33 { /* OP_F2E0 (); */ PC = cia; @@ -136,6 +148,7 @@ 8.0xf2+4.0xf,2.DM1,10:D0f:::mov "mov" *mn10300 +*am33 { /* OP_F2F2 (); */ PC = cia; @@ -147,6 +160,7 @@ 4.0x7,2.DN1,2.AM0:S0c:::mov "mov" *mn10300 +*am33 { /* OP_70 (); */ PC = cia; @@ -158,6 +172,7 @@ 8.0xf8+4.0x0,2.DN1,2.AM0+8.D8:D1:::mov "mov" *mn10300 +*am33 { /* OP_F80000 (); */ PC = cia; @@ -170,6 +185,7 @@ 8.0xfa+4.0x0,2.DN1,2.AM0+8.D16A+8.D16B:D2:::mov "mov" *mn10300 +*am33 { /* OP_FA000000 (); */ PC = cia; @@ -182,6 +198,7 @@ 8.0xfc+4.0x0,2.DN1,2.AM0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::mov "mov" *mn10300 +*am33 { /* OP_FC000000 (); */ PC = cia; @@ -195,6 +212,7 @@ 4.0x5,10,2.DN0+8.D8:S1:::mov "mov" *mn10300 +*am33 { /* OP_5800 (); */ PC = cia; @@ -206,6 +224,7 @@ 8.0xfa+4.0xb,01,2.DN0+8.IMM16A+8.IMM16B:D2a:::mov "mov" *mn10300 +*am33 { /* OP_FAB40000 (); */ PC = cia; @@ -218,6 +237,7 @@ 8.0xfc+4.0xb,01,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4a:::mov "mov" *mn10300 +*am33 { /* OP_FCB40000 (); */ PC = cia; @@ -230,6 +250,7 @@ 8.0xf3+00,2.DN2,2.DI,2.AM0:D0g:::mov "mov" *mn10300 +*am33 { /* OP_F300 (); */ PC = cia; @@ -242,6 +263,7 @@ 4.0x3,00,2.DN0+8.IMM16A+8.IMM16B:S2:::mov "mov" *mn10300 +*am33 { /* OP_300000 (); */ PC = cia; @@ -252,6 +274,7 @@ 8.0xfc+4.0xa,01,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4b:::mov "mov" *mn10300 +*am33 { /* OP_FCA40000 (); */ PC = cia; @@ -263,6 +286,7 @@ 8.0xf0+4.0x0,2.AN1,2.AM0:D0h:::mov "mov" *mn10300 +*am33 { /* OP_F000 (); */ PC = cia; @@ -274,6 +298,7 @@ 8.0xf8+4.0x2,2.AN1,2.AM0+8.D8:D1a:::mov "mov" *mn10300 +*am33 { /* OP_F82000 (); */ PC = cia; @@ -286,6 +311,7 @@ 8.0xfa+4.0x2,2.AN1,2.AM0+8.D16A+8.D16B:D2b:::mov "mov" *mn10300 +*am33 { /* OP_FA200000 (); */ PC = cia; @@ -299,6 +325,7 @@ 8.0xfc+4.0x2,2.AN1,2.AM0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4c:::mov "mov" *mn10300 +*am33 { /* OP_FC200000 (); */ PC = cia; @@ -312,6 +339,7 @@ 4.0x5,11,2.AN0+8.D8:S1a:::mov "mov" *mn10300 +*am33 { /* OP_5C00 (); */ PC = cia; @@ -324,6 +352,7 @@ 8.0xfa+4.0xb,00,2.AN0+8.IMM16A+8.IMM16B:D2c:::mov "mov" *mn10300 +*am33 { /* OP_FAB00000 (); */ PC = cia; @@ -336,6 +365,7 @@ 8.0xfc+4.0xb,00,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4d:::mov "mov" *mn10300 +*am33 { /* OP_FCB00000 (); */ PC = cia; @@ -349,6 +379,7 @@ 8.0xf3+10,2.AN2,2.DI,2.AM0:D0i:::mov "mov" *mn10300 +*am33 { /* OP_F380 (); */ PC = cia; @@ -362,6 +393,7 @@ 8.0xfa+4.0xa,00,2.AN0+8.IMM16A+8.IMM16B:D2d:::mov "mov" *mn10300 +*am33 { /* OP_FAA00000 (); */ PC = cia; @@ -373,6 +405,7 @@ 8.0xfc+4.0xa,00,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4e:::mov "mov" *mn10300 +*am33 { /* OP_FCA00000 (); */ PC = cia; @@ -385,6 +418,7 @@ 8.0xf8+4.0xf,00,2.AM0+8.D8:D1b:::mov "mov" *mn10300 +*am33 { /* OP_F8F000 (); */ PC = cia; @@ -397,6 +431,7 @@ 4.0x6,2.DM1,2.AN0:S0d:::mov "mov" *mn10300 +*am33 { /* OP_60 (); */ PC = cia; @@ -408,6 +443,7 @@ 8.0xf8+4.0x1,2.DM1,2.AN0+8.D8:D1c:::mov "mov" *mn10300 +*am33 { /* OP_F81000 (); */ PC = cia; @@ -420,6 +456,7 @@ 8.0xfa+4.0x1,2.DM1,2.AN0+8.D16A+8.D16B:D2e:::mov "mov" *mn10300 +*am33 { /* OP_FA100000 (); */ PC = cia; @@ -432,6 +469,7 @@ 8.0xfc+4.0x1,2.DM1,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4f:::mov "mov" *mn10300 +*am33 { /* OP_FC100000 (); */ PC = cia; @@ -445,6 +483,7 @@ 4.0x4,2.DM1,10+8.D8:S1b:::mov "mov" *mn10300 +*am33 { /* OP_4200 (); */ PC = cia; @@ -456,6 +495,7 @@ 8.0xfa+4.0x9,2.DM1,01+8.IMM16A+8.IMM16B:D2f:::mov "mov" *mn10300 +*am33 { /* OP_FA910000 (); */ PC = cia; @@ -468,6 +508,7 @@ 8.0xfc+4.0x9,2.DM1,01+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4g:::mov "mov" *mn10300 +*am33 { /* OP_FC910000 (); */ PC = cia; @@ -480,6 +521,7 @@ 8.0xf3+01,2.DM2,2.DI,2.AN0:D0j:::mov "mov" *mn10300 +*am33 { /* OP_F340 (); */ PC = cia; @@ -492,6 +534,7 @@ 4.0x0,2.DM1,01+8.IMM16A+8.IMM16B:S2a:::mov "mov" *mn10300 +*am33 { /* OP_10000 (); */ PC = cia; @@ -503,6 +546,7 @@ 8.0xfc+4.0x8,2.DM1,01+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4h:::mov "mov" *mn10300 +*am33 { /* OP_FC810000 (); */ PC = cia; @@ -515,6 +559,7 @@ 8.0xf0+4.0x1,2.AM1,2.AN0:D0k:::mov "mov" *mn10300 +*am33 { /* OP_F010 (); */ PC = cia; @@ -526,6 +571,7 @@ 8.0xf8+4.0x3,2.AM1,2.AN0+8.D8:D1d:::mov "mov" *mn10300 +*am33 { /* OP_F83000 (); */ PC = cia; @@ -538,6 +584,7 @@ 8.0xfa+4.0x3,2.AM1,2.AN0+8.D16A+8.D16B:D2g:::mov "mov" *mn10300 +*am33 { /* OP_FA300000 (); */ PC = cia; @@ -550,6 +597,7 @@ 8.0xfc+4.0x3,2.AM1,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4i:::mov "mov" *mn10300 +*am33 { /* OP_FC300000 (); */ PC = cia; @@ -563,6 +611,9 @@ 4.0x4,2.AM1,11+8.D8:S1c:::mov "mov" *mn10300 + +*am33 + { /* OP_4300 (); */ PC = cia; @@ -574,6 +625,9 @@ 8.0xfa+4.0x9,2.AM1,00+8.IMM16A+8.IMM16B:D2h:::mov "mov" *mn10300 + +*am33 + { /* OP_FA900000 (); */ PC = cia; @@ -586,6 +640,9 @@ 8.0xfc+4.0x9,2.AM1,00+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4j:::mov "mov" *mn10300 + +*am33 + { /* OP_FC900000 (); */ PC = cia; @@ -598,6 +655,9 @@ 8.0xf3+11,2.AM2,2.DI,2.AN0:D0l:::mov "mov" *mn10300 + +*am33 + { /* OP_F3C0 (); */ PC = cia; @@ -610,6 +670,9 @@ 8.0xfa+4.0x8,2.AM1,00+8.IMM16A+8.IMM16B:D2i:::mov "mov" *mn10300 + +*am33 + { /* OP_FA800000 (); */ PC = cia; @@ -622,6 +685,9 @@ 8.0xfc+4.0x8,2.AM1,00+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4k:::mov "mov" *mn10300 + +*am33 + { /* OP_FC800000 (); */ PC = cia; @@ -634,6 +700,9 @@ 8.0xf8+4.0xf,01,2.AN0+8.D8:D1e:::mov "mov" *mn10300 + +*am33 + { /* OP_F8F400 (); */ PC = cia; @@ -646,6 +715,9 @@ 4.0x2,11,2.DN0+8.IMM16A+8.IMM16B:S2b:::mov "mov" *mn10300 + +*am33 + { /* OP_2C0000 (); */ unsigned long value; @@ -660,6 +732,9 @@ 8.0xfc+4.0xc,11,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4l:::mov "mov" *mn10300 + +*am33 + { /* OP_FCCC0000 (); */ unsigned long value; @@ -674,6 +749,9 @@ 4.0x2,01,2.AN0+8.IMM16A+8.IMM16B:S2c:::mov "mov" *mn10300 + +*am33 + { /* OP_240000 (); */ unsigned long value; @@ -688,6 +766,9 @@ 8.0xfc+4.0xd,11,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4m:::mov "mov" *mn10300 + +*am33 + { /* OP_FCDC0000 (); */ PC = cia; @@ -699,6 +780,9 @@ 8.0xf0+4.0x4,2.DN1,2.AM0:D0:::movbu "movbu" *mn10300 + +*am33 + { /* OP_F040 (); */ PC = cia; @@ -711,6 +795,9 @@ 8.0xf8+4.0x4,2.DN1,2.AM0+8.D8:D1f:::movbu "movbu" *mn10300 + +*am33 + { /* OP_F84000 (); */ PC = cia; @@ -723,6 +810,9 @@ 8.0xfa+4.0x4,2.DN1,2.AM0+8.D16A+8.D16B:D2:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FA400000 (); */ PC = cia; @@ -736,6 +826,9 @@ 8.0xfc+4.0x4,2.DN1,2.AM0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FC400000 (); */ PC = cia; @@ -749,6 +842,9 @@ 8.0xf8+4.0xb,10,2.DN0+8.D8:D1a:::movbu "movbu" *mn10300 + +*am33 + { /* OP_F8B800 (); */ PC = cia; @@ -761,6 +857,9 @@ 8.0xfa+4.0xb,10,2.DN0+8.IMM16A+8.IMM16B:D2a:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FAB80000 (); */ PC = cia; @@ -774,6 +873,9 @@ 8.0xfc+4.0xb,10,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4a:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FCB80000 (); */ PC = cia; @@ -787,6 +889,9 @@ 8.0xf4+00,2.DN2,2.DI,2.AM0:D0a:::movbu "movbu" *mn10300 + +*am33 + { /* OP_F400 (); */ PC = cia; @@ -800,6 +905,9 @@ 4.0x3,01,2.DN0+8.IMM16A+8.IMM16B:S2:::movbu "movbu" *mn10300 + +*am33 + { /* OP_340000 (); */ PC = cia; @@ -811,6 +919,9 @@ 8.0xfc+4.0xa,10,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4b:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FCA80000 (); */ PC = cia; @@ -823,6 +934,9 @@ 8.0xf0+4.0x5,2.DM1,2.AN0:D0b:::movbu "movbu" *mn10300 + +*am33 + { /* OP_F050 (); */ PC = cia; @@ -834,6 +948,9 @@ 8.0xf8+4.0x5,2.DM1,2.AN0+8.D8:D1b:::movbu "movbu" *mn10300 + +*am33 + { /* OP_F85000 (); */ PC = cia; @@ -846,6 +963,9 @@ 8.0xfa+4.0x5,2.DM1,2.AN0+8.D16A+8.D16B:D2b:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FA500000 (); */ PC = cia; @@ -858,6 +978,9 @@ 8.0xfc+4.0x5,2.DM1,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4c:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FC500000 (); */ PC = cia; @@ -871,6 +994,9 @@ 8.0xf8+4.0x9,2.DM1,10+8.D8:D1c:::movbu "movbu" *mn10300 + +*am33 + { /* OP_F89200 (); */ PC = cia; @@ -882,6 +1008,9 @@ 8.0xfa+4.0x9,2.DM1,10+8.IMM16A+8.IMM16B:D2c:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FA920000 (); */ PC = cia; @@ -894,6 +1023,9 @@ 8.0xfc+4.0x9,2.DM1,10+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4d:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FC920000 (); */ PC = cia; @@ -906,6 +1038,9 @@ 8.0xf4+01,2.DM2,2.DI,2.AN0:D0c:::movbu "movbu" *mn10300 + +*am33 + { /* OP_F440 (); */ PC = cia; @@ -918,6 +1053,9 @@ 4.0x0,2.DM1,10+8.IMM16A+8.IMM16B:S2a:::movbu "movbu" *mn10300 + +*am33 + { /* OP_20000 (); */ PC = cia; @@ -930,6 +1068,9 @@ 8.0xfc+4.0x8,2.DM1,10+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4e:::movbu "movbu" *mn10300 + +*am33 + { /* OP_FC820000 (); */ PC = cia; @@ -942,6 +1083,9 @@ 8.0xf0+4.0x6,2.DN1,2.AM0:D0:::movhu "movhu" *mn10300 + +*am33 + { /* OP_F060 (); */ PC = cia; @@ -954,6 +1098,9 @@ 8.0xf8+4.0x6,2.DN1,2.AM0+8.D8:D1d:::movhu "movhu" *mn10300 + +*am33 + { /* OP_F86000 (); */ PC = cia; @@ -966,6 +1113,9 @@ 8.0xfa+4.0x6,2.DN1,2.AM0+8.D16A+8.D16B:D2:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FA600000 (); */ PC = cia; @@ -979,6 +1129,9 @@ 8.0xfc+4.0x6,2.DN1,2.AM0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FC600000 (); */ PC = cia; @@ -992,6 +1145,9 @@ 8.0xf8+4.0xb,11,2.DN0+8.D8:D1a:::movhu "movhu" *mn10300 + +*am33 + { /* OP_F8BC00 (); */ PC = cia; @@ -1004,6 +1160,9 @@ 8.0xfa+4.0xb,11,2.DN0+8.IMM16A+8.IMM16B:D2a:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FABC0000 (); */ PC = cia; @@ -1016,6 +1175,9 @@ 8.0xfc+4.0xb,11,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4a:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FCBC0000 (); */ PC = cia; @@ -1028,6 +1190,9 @@ 8.0xf4+10,2.DN2,2.DI,2.AM0:D0a:::movhu "movhu" *mn10300 + +*am33 + { /* OP_F480 (); */ PC = cia; @@ -1040,6 +1205,9 @@ 4.0x3,10,2.DN0+8.IMM16A+8.IMM16B:S2:::movhu "movhu" *mn10300 + +*am33 + { /* OP_380000 (); */ PC = cia; @@ -1051,6 +1219,9 @@ 8.0xfc+4.0xa,11,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4b:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FCAC0000 (); */ PC = cia; @@ -1063,6 +1234,9 @@ 8.0xf0+4.0x7,2.DM1,2.AN0:D0b:::movhu "movhu" *mn10300 + +*am33 + { /* OP_F070 (); */ PC = cia; @@ -1075,6 +1249,9 @@ 8.0xf8+4.0x7,2.DM1,2.AN0+8.D8:D1b:::movhu "movhu" *mn10300 + +*am33 + { /* OP_F87000 (); */ PC = cia; @@ -1087,6 +1264,9 @@ 8.0xfa+4.0x7,2.DM1,2.AN0+8.D16A+8.D16B:D2b:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FA700000 (); */ PC = cia; @@ -1099,6 +1279,9 @@ 8.0xfc+4.0x7,2.DM1,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4c:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FC700000 (); */ PC = cia; @@ -1112,6 +1295,9 @@ 8.0xf8+4.0x9,2.DM1,11+8.D8:D1c:::movhu "movhu" *mn10300 + +*am33 + { /* OP_F89300 (); */ PC = cia; @@ -1124,6 +1310,9 @@ 8.0xfa+4.0x9,2.DM1,11+8.IMM16A+8.IMM16B:D2c:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FA930000 (); */ PC = cia; @@ -1136,6 +1325,9 @@ 8.0xfc+4.0x9,2.DM1,11+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4d:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FC930000 (); */ PC = cia; @@ -1148,6 +1340,9 @@ 8.0xf4+11,2.DM2,2.DI,2.AN0:D0c:::movhu "movhu" *mn10300 + +*am33 + { /* OP_F4C0 (); */ PC = cia; @@ -1160,6 +1355,9 @@ 4.0x0,2.DM1,11+8.IMM16A+8.IMM16B:S2a:::movhu "movhu" *mn10300 + +*am33 + { /* OP_30000 (); */ PC = cia; @@ -1171,6 +1369,9 @@ 8.0xfc+4.0x8,2.DM1,11+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4e:::movhu "movhu" *mn10300 + +*am33 + { /* OP_FC830000 (); */ PC = cia; @@ -1183,6 +1384,9 @@ 8.0xf2+4.0xd,00,2.DN0:D0:::ext "ext" *mn10300 + +*am33 + { /* OP_F2D0 (); */ PC = cia; @@ -1197,6 +1401,9 @@ 4.0x1,00,2.DN0:S0:::extb "extb" *mn10300 + +*am33 + { /* OP_10 (); */ PC = cia; @@ -1208,6 +1415,9 @@ 4.0x1,01,2.DN0:S0:::extbu "extbu" *mn10300 + +*am33 + { /* OP_14 (); */ PC = cia; @@ -1219,6 +1429,9 @@ 4.0x1,10,2.DN0:S0:::exth "exth" *mn10300 + +*am33 + { /* OP_18 (); */ PC = cia; @@ -1230,6 +1443,9 @@ 4.0x1,11,2.DN0:S0:::exthu "exthu" *mn10300 + +*am33 + { /* OP_1C (); */ PC = cia; @@ -1241,6 +1457,9 @@ 4.0x0,2.DN1,00:S0:::clr "clr" *mn10300 + +*am33 + { /* OP_0 (); */ PC = cia; @@ -1255,6 +1474,9 @@ 4.0xe,2.DM1,2.DN0:S0:::add "add" *mn10300 + +*am33 + { /* OP_E0 (); */ PC = cia; @@ -1265,6 +1487,9 @@ 8.0xf1+4.0x6,2.DM1,2.AN0:D0:::add "add" *mn10300 + +*am33 + { /* OP_F160 (); */ PC = cia; @@ -1276,6 +1501,9 @@ 8.0xf1+4.0x5,2.AM1,2.DN0:D0a:::add "add" *mn10300 + +*am33 + { /* OP_F150 (); */ PC = cia; @@ -1287,6 +1515,9 @@ 8.0xf1+4.0x7,2.AM1,2.AN0:D0b:::add "add" *mn10300 + +*am33 + { /* OP_F170 (); */ PC = cia; @@ -1298,6 +1529,9 @@ 4.0x2,10,2.DN0+8.IMM8:S1:::add "add" *mn10300 + +*am33 + { /* OP_2800 (); */ PC = cia; @@ -1309,6 +1543,9 @@ 8.0xfa+4.0xc,00,2.DN0+8.IMM16A+8.IMM16B:D2:::add "add" *mn10300 + +*am33 + { /* OP_FAC00000 (); */ PC = cia; @@ -1320,6 +1557,9 @@ 8.0xfc+4.0xc,00,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::add "add" *mn10300 + +*am33 + { /* OP_FCC00000 (); */ PC = cia; @@ -1331,6 +1571,9 @@ 4.0x2,00,2.AN0+8.IMM8:S1a:::add "add" *mn10300 + +*am33 + { /* OP_2000 (); */ PC = cia; @@ -1342,6 +1585,9 @@ 8.0xfa+4.0xd,00,2.AN0+8.IMM16A+8.IMM16B:D2a:::add "add" *mn10300 + +*am33 + { /* OP_FAD00000 (); */ PC = cia; @@ -1353,6 +1599,9 @@ 8.0xfc+4.0xd,00,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4a:::add "add" *mn10300 + +*am33 + { /* OP_FCD00000 (); */ PC = cia; @@ -1364,6 +1613,9 @@ 8.0xf8+8.0xfe+8.IMM8:D1:::add "add" *mn10300 + +*am33 + { /* OP_F8FE00 (); */ unsigned long imm; @@ -1379,6 +1631,9 @@ 8.0xfa+8.0xfe+8.IMM16A+8.IMM16B:D2b:::add "add" *mn10300 + +*am33 + { /* OP_FAFE0000 (); */ unsigned long imm; @@ -1394,6 +1649,9 @@ 8.0xfc+8.0xfe+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4b:::add "add" *mn10300 + +*am33 + { /* OP_FCFE0000 (); */ unsigned long imm; @@ -1409,6 +1667,9 @@ 8.0xf1+4.0x4,2.DM1,2.DN0:D0:::addc "addc" *mn10300 + +*am33 + { /* OP_F140 (); */ int z, c, n, v; @@ -1436,6 +1697,9 @@ 8.0xf1+4.0x0,2.DM1,2.DN0:D0:::sub "sub" *mn10300 + +*am33 + { /* OP_F100 (); */ PC = cia; @@ -1446,6 +1710,9 @@ 8.0xf1+4.0x2,2.DM1,2.AN0:D0a:::sub "sub" *mn10300 + +*am33 + { /* OP_F120 (); */ PC = cia; @@ -1457,6 +1724,9 @@ 8.0xf1+4.0x1,2.AM1,2.DN0:D0b:::sub "sub" *mn10300 + +*am33 + { /* OP_F110 (); */ PC = cia; @@ -1468,6 +1738,9 @@ 8.0xf1+4.0x3,2.AM1,2.AN0:D0c:::sub "sub" *mn10300 + +*am33 + { /* OP_F130 (); */ PC = cia; @@ -1479,6 +1752,9 @@ 8.0xfc+4.0xc,01,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::sub "sub" *mn10300 + +*am33 + { /* OP_FCC40000 (); */ PC = cia; @@ -1490,6 +1766,9 @@ 8.0xfc+4.0xd,01,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4a:::sub "sub" *mn10300 + +*am33 + { /* OP_FCD40000 (); */ PC = cia; @@ -1501,6 +1780,9 @@ 8.0xf1+4.0x8,2.DM1,2.DN0:D0:::subc "subc" *mn10300 + +*am33 + { /* OP_F180 (); */ int z, c, n, v; @@ -1528,6 +1810,9 @@ 8.0xf2+4.0x4,2.DM1,2.DN0:D0:::mul "mul" *mn10300 + +*am33 + { /* OP_F240 (); */ unsigned long long temp; @@ -1549,6 +1834,9 @@ 8.0xf2+4.0x5,2.DM1,2.DN0:D0:::mulu "mulu" *mn10300 + +*am33 + { /* OP_F250 (); */ unsigned long long temp; @@ -1570,6 +1858,9 @@ 8.0xf2+4.0x6,2.DM1,2.DN0:D0:::div "div" *mn10300 + +*am33 + { /* OP_F260 (); */ signed64 temp; @@ -1604,6 +1895,9 @@ 8.0xf2+4.0x7,2.DM1,2.DN0:D0:::divu "divu" *mn10300 + +*am33 + { /* OP_F270 (); */ unsigned64 temp; @@ -1637,6 +1931,9 @@ 4.0x4,2.DN1,00:S0:::inc "inc" *mn10300 + +*am33 + { /* OP_40 (); */ unsigned int imm; @@ -1651,6 +1948,9 @@ 4.0x4,2.AN1,01:S0a:::inc "inc" *mn10300 + +*am33 + { /* OP_41 (); */ PC = cia; @@ -1662,6 +1962,9 @@ 4.0x5,00,2.AN0:S0:::inc4 "inc4" *mn10300 + +*am33 + { /* OP_50 (); */ PC = cia; @@ -1673,6 +1976,9 @@ 4.0xa,2.DM1,2.DN0=DM1+IMM8:S0i:::cmp "cmp" *mn10300 + +*am33 + { PC = cia; /* OP_A000 (); */ @@ -1684,6 +1990,9 @@ 4.0xa,2.DM1,2.DN0!DM1:S0:::cmp "cmp" *mn10300 + +*am33 + { PC = cia; /* OP_A0 (); */ @@ -1695,6 +2004,9 @@ 8.0xf1+4.0xa,2.DM1,2.AN0:D0:::cmp "cmp" *mn10300 + +*am33 + { /* OP_F1A0 (); */ PC = cia; @@ -1706,6 +2018,9 @@ 8.0xf1+4.0x9,2.AM1,2.DN0:D0a:::cmp "cmp" *mn10300 + +*am33 + { /* OP_F190 (); */ PC = cia; @@ -1717,6 +2032,9 @@ 4.0xb,2.AM1,2.AN0=AM1+IMM8:S0ai:::cmp "cmp" *mn10300 + +*am33 + { PC = cia; /* OP_B000 (); */ @@ -1729,6 +2047,9 @@ 4.0xb,2.AM1,2.AN0!AM1:S0a:::cmp "cmp" *mn10300 + +*am33 + { PC = cia; /* OP_B0 (); */ @@ -1740,6 +2061,9 @@ 8.0xfa+4.0xc,10,2.DN0+8.IMM16A+8.IMM16B:D2:::cmp "cmp" *mn10300 + +*am33 + { /* OP_FAC80000 (); */ PC = cia; @@ -1752,6 +2076,9 @@ 8.0xfc+4.0xc,10,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::cmp "cmp" *mn10300 + +*am33 + { /* OP_FCC80000 (); */ PC = cia; @@ -1764,6 +2091,9 @@ 8.0xfa+4.0xd,10,2.AN0+8.IMM16A+8.IMM16B:D2a:::cmp "cmp" *mn10300 + +*am33 + { /* OP_FAD80000 (); */ PC = cia; @@ -1776,6 +2106,9 @@ 8.0xfc+4.0xd,10,2.AN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4a:::cmp "cmp" *mn10300 + +*am33 + { /* OP_FCD80000 (); */ PC = cia; @@ -1788,6 +2121,9 @@ 8.0xf2+4.0x0,2.DM1,2.DN0:D0:::and "and" *mn10300 + +*am33 + { /* OP_F200 (); */ int n, z; @@ -1805,6 +2141,9 @@ 8.0xf8+4.0xe,00,2.DN0+8.IMM8:D1:::and "and" *mn10300 + +*am33 + { /* OP_F8E000 (); */ int n, z; @@ -1822,6 +2161,9 @@ 8.0xfa+4.0xe,00,2.DN0+8.IMM16A+8.IMM16B:D2:::and "and" *mn10300 + +*am33 + { /* OP_FAE00000 (); */ int n, z; @@ -1839,6 +2181,9 @@ 8.0xfc+4.0xe,00,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::and "and" *mn10300 + +*am33 + { /* OP_FCE00000 (); */ int n, z; @@ -1857,6 +2202,9 @@ 8.0xfa+8.0xfc+8.IMM16A+8.IMM16B:D2a:::and "and" *mn10300 + +*am33 + { /* OP_FAFC0000 (); */ PC = cia; @@ -1869,6 +2217,9 @@ 8.0xf2+4.0x1,2.DM1,2.DN0:D0:::or "or" *mn10300 + +*am33 + { /* OP_F210 (); */ PC = cia; @@ -1880,6 +2231,9 @@ 8.0xf8+4.0xe,01,2.DN0+8.IMM8:D1:::or "or" *mn10300 + +*am33 + { /* OP_F8E400 (); */ PC = cia; @@ -1891,6 +2245,9 @@ 8.0xfa+4.0xe,01,2.DN0+8.IMM16A+8.IMM16B:D2:::or "or" *mn10300 + +*am33 + { /* OP_FAE40000 (); */ PC = cia; @@ -1902,6 +2259,9 @@ 8.0xfc+4.0xe,01,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::or "or" *mn10300 + +*am33 + { /* OP_FCE40000 (); */ PC = cia; @@ -1913,6 +2273,9 @@ 8.0xfa+8.0xfd+8.IMM16A+8.IMM16B:D2a:::or "or" *mn10300 + +*am33 + { /* OP_FAFD0000 (); */ PC = cia; @@ -1924,6 +2287,9 @@ 8.0xf2+4.0x2,2.DM1,2.DN0:D0:::xor "xor" *mn10300 + +*am33 + { /* OP_F220 (); */ PC = cia; @@ -1935,6 +2301,9 @@ 8.0xfa+4.0xe,10,2.DN0+8.IMM16A+8.IMM16B:D2:::xor "xor" *mn10300 + +*am33 + { /* OP_FAE80000 (); */ PC = cia; @@ -1946,6 +2315,9 @@ 8.0xfc+4.0xe,10,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::xor "xor" *mn10300 + +*am33 + { /* OP_FCE80000 (); */ PC = cia; @@ -1957,6 +2329,9 @@ 8.0xf2+4.0x3,00,2.DN0:D0:::not "not" *mn10300 + +*am33 + { /* OP_F230 (); */ int n, z; @@ -1974,6 +2349,9 @@ 8.0xf8+4.0xe,11,2.DN0+8.IMM8:D1:::btst "btst" *mn10300 + +*am33 + { /* OP_F8EC00 (); */ PC = cia; @@ -1985,6 +2363,9 @@ 8.0xfa+4.0xe,11,2.DN0+8.IMM16A+8.IMM16B:D2:::btst "btst" *mn10300 + +*am33 + { /* OP_FAEC0000 (); */ PC = cia; @@ -1996,6 +2377,9 @@ 8.0xfc+4.0xe,11,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::btst "btst" *mn10300 + +*am33 + { /* OP_FCEC0000 (); */ PC = cia; @@ -2008,6 +2392,9 @@ 8.0xfe+8.0x02+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D+8.IMM8:D5:::btst "btst" *mn10300 + +*am33 + { /* OP_FE020000 (); */ PC = cia; @@ -2021,6 +2408,9 @@ 8.0xfa+4.0xf,10,2.AN0+8.D8+8.IMM8:D2a:::btst "btst" *mn10300 + +*am33 + { /* OP_FAF80000 (); */ PC = cia; @@ -2033,6 +2423,9 @@ 8.0xf0+4.8,2.DM1,2.AN0:D0:::bset "bset" *mn10300 + +*am33 + { /* OP_F080 (); */ unsigned long temp; @@ -2053,6 +2446,9 @@ 8.0xfe+8.0x00+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D+8.IMM8:D5:::bset "bset" *mn10300 + +*am33 + { /* OP_FE000000 (); */ unsigned long temp; @@ -2073,6 +2469,9 @@ 8.0xfa+4.0xf,00,2.AN0+8.D8+8.IMM8:D2:::bset "bset" *mn10300 + +*am33 + { /* OP_FAF00000 (); */ unsigned long temp; @@ -2092,6 +2491,9 @@ 8.0xf0+4.0x9,2.DM1,2.AN0:D0:::bclr "bclr" *mn10300 + +*am33 + { /* OP_F090 (); */ unsigned long temp; @@ -2112,6 +2514,9 @@ 8.0xfe+8.0x01+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D+8.IMM8:D5:::bclr "bclr" *mn10300 + +*am33 + { /* OP_FE010000 (); */ unsigned long temp; @@ -2132,6 +2537,9 @@ 8.0xfa+4.0xf,01,2.AN0+8.D8+8.IMM8:D2:::bclr "bclr" *mn10300 + +*am33 + { /* OP_FAF40000 (); */ unsigned long temp; @@ -2151,6 +2559,9 @@ 8.0xf2+4.0xb,2.DM1,2.DN0:D0:::asr "asr" *mn10300 + +*am33 + { /* OP_F2B0 (); */ long temp; @@ -2172,6 +2583,9 @@ 8.0xf8+4.0xc,10,2.DN0+8.IMM8:D1:::asr "asr" *mn10300 + +*am33 + { /* OP_F8C800 (); */ long temp; @@ -2193,6 +2607,9 @@ 8.0xf2+4.0xa,2.DM1,2.DN0:D0:::lsr "lsr" *mn10300 + +*am33 + { /* OP_F2A0 (); */ int z, n, c; @@ -2212,6 +2629,9 @@ 8.0xf8+4.0xc,01,2.DN0+8.IMM8:D1:::lsr "lsr" *mn10300 + +*am33 + { /* OP_F8C400 (); */ int z, n, c; @@ -2230,6 +2650,9 @@ 8.0xf2+4.0x9,2.DM1,2.DN0:D0:::asl "asl" *mn10300 + +*am33 + { /* OP_F290 (); */ int n, z; @@ -2248,6 +2671,9 @@ 8.0xf8+4.0xc,00,2.DN0+8.IMM8:D1:::asl "asl" *mn10300 + +*am33 + { /* OP_F8C000 (); */ int n, z; @@ -2265,6 +2691,9 @@ 4.0x5,01,2.DN0:S0:::asl2 "asl2" *mn10300 + +*am33 + { /* OP_54 (); */ int n, z; @@ -2282,6 +2711,9 @@ 8.0xf2+4.0x8,01,2.DN0:D0:::ror "ror" *mn10300 + +*am33 + { /* OP_F284 (); */ unsigned long value; @@ -2305,6 +2737,9 @@ 8.0xf2+4.0x8,00,2.DN0:D0:::rol "rol" *mn10300 + +*am33 + { /* OP_F280 (); */ unsigned long value; @@ -2328,6 +2763,9 @@ 8.0xc8+8.D8:S1:::beq "beq" *mn10300 + +*am33 + { /* OP_C800 (); */ PC = cia; @@ -2343,6 +2781,9 @@ 8.0xc9+8.D8:S1:::bne "bne" *mn10300 + +*am33 + { /* OP_C900 (); */ PC = cia; @@ -2358,6 +2799,9 @@ 8.0xc1+8.D8:S1:::bgt "bgt" *mn10300 + +*am33 + { /* OP_C100 (); */ PC = cia; @@ -2374,6 +2818,9 @@ 8.0xc2+8.D8:S1:::bge "bge" *mn10300 + +*am33 + { /* OP_C200 (); */ PC = cia; @@ -2389,6 +2836,9 @@ 8.0xc3+8.D8:S1:::ble "ble" *mn10300 + +*am33 + { /* OP_C300 (); */ PC = cia; @@ -2405,6 +2855,9 @@ 8.0xc0+8.D8:S1:::blt "blt" *mn10300 + +*am33 + { /* OP_C000 (); */ PC = cia; @@ -2420,6 +2873,9 @@ 8.0xc5+8.D8:S1:::bhi "bhi" *mn10300 + +*am33 + { /* OP_C500 (); */ PC = cia; @@ -2435,6 +2891,9 @@ 8.0xc6+8.D8:S1:::bcc "bcc" *mn10300 + +*am33 + { /* OP_C600 (); */ PC = cia; @@ -2450,6 +2909,9 @@ 8.0xc7+8.D8:S1:::bls "bls" *mn10300 + +*am33 + { /* OP_C700 (); */ PC = cia; @@ -2465,6 +2927,9 @@ 8.0xc4+8.D8:S1:::bcs "bcs" *mn10300 + +*am33 + { /* OP_C400 (); */ PC = cia; @@ -2480,6 +2945,9 @@ 8.0xf8+8.0xe8+8.D8:D1:::bvc "bvc" *mn10300 + +*am33 + { /* OP_F8E800 (); */ PC = cia; @@ -2495,6 +2963,9 @@ 8.0xf8+8.0xe9+8.D8:D1:::bvs "bvs" *mn10300 + +*am33 + { /* OP_F8E900 (); */ PC = cia; @@ -2510,6 +2981,9 @@ 8.0xf8+8.0xea+8.D8:D1:::bnc "bnc" *mn10300 + +*am33 + { /* OP_F8EA00 (); */ PC = cia; @@ -2525,6 +2999,9 @@ 8.0xf8+8.0xeb+8.D8:D1:::bns "bns" *mn10300 + +*am33 + { /* OP_F8EB00 (); */ PC = cia; @@ -2540,6 +3017,9 @@ 8.0xca+8.D8:S1:::bra "bra" *mn10300 + +*am33 + { /* OP_CA00 (); */ PC = cia; @@ -2552,6 +3032,9 @@ 8.0xd8:S0:::leq "leq" *mn10300 + +*am33 + { /* OP_D8 (); */ PC = cia; @@ -2567,6 +3050,9 @@ 8.0xd9:S0:::lne "lne" *mn10300 + +*am33 + { /* OP_D9 (); */ PC = cia; @@ -2582,6 +3068,9 @@ 8.0xd1:S0:::lgt "lgt" *mn10300 + +*am33 + { /* OP_D1 (); */ PC = cia; @@ -2598,6 +3087,9 @@ 8.0xd2:S0:::lge "lge" *mn10300 + +*am33 + { /* OP_D2 (); */ PC = cia; @@ -2613,6 +3105,9 @@ 8.0xd3:S0:::lle "lle" *mn10300 + +*am33 + { /* OP_D3 (); */ PC = cia; @@ -2629,6 +3124,9 @@ 8.0xd0:S0:::llt "llt" *mn10300 + +*am33 + { /* OP_D0 (); */ PC = cia; @@ -2644,6 +3142,9 @@ 8.0xd5:S0:::lhi "lhi" *mn10300 + +*am33 + { /* OP_D5 (); */ PC = cia; @@ -2659,6 +3160,9 @@ 8.0xd6:S0:::lcc "lcc" *mn10300 + +*am33 + { /* OP_D6 (); */ PC = cia; @@ -2674,6 +3178,9 @@ 8.0xd7:S0:::lls "lls" *mn10300 + +*am33 + { /* OP_D7 (); */ PC = cia; @@ -2689,6 +3196,9 @@ 8.0xd4:S0:::lcs "lcs" *mn10300 + +*am33 + { /* OP_D4 (); */ PC = cia; @@ -2704,6 +3214,9 @@ 8.0xda:S0:::lra "lra" *mn10300 + +*am33 + { /* OP_DA (); */ PC = cia; @@ -2716,6 +3229,9 @@ 8.0xdb:S0:::setlb "setlb" *mn10300 + +*am33 + { /* OP_DB (); */ PC = cia; @@ -2728,6 +3244,9 @@ 8.0xf0+4.0xf,01,2.AN0:D0:::jmp "jmp" *mn10300 + +*am33 + { /* OP_F0F4 (); */ PC = State.regs[REG_A0 + AN0]; @@ -2739,6 +3258,9 @@ 8.0xcc+8.D16A+8.D16B:S2:::jmp "jmp" *mn10300 + +*am33 + { /* OP_CC0000 (); */ PC = cia + EXTEND16(FETCH16(D16A, D16B)); @@ -2750,6 +3272,9 @@ 8.0xdc+8.D32A+8.D32B+8.D32C+8.D32D:S4:::jmp "jmp" *mn10300 + +*am33 + { /* OP_DC000000 (); */ PC = cia + FETCH32(D32A, D32B, D32C, D32D); @@ -2761,6 +3286,9 @@ 8.0xf0+4.0xf,00,2.AN0:D0:::calls "calls" *mn10300 + +*am33 + { /* OP_F0F0 (); */ unsigned int next_pc, sp; @@ -2779,6 +3307,9 @@ 8.0xfa+8.0xff+8.D16A+8.D16B:D2:::calls "calls" *mn10300 + +*am33 + { /* OP_FAFF0000 (); */ unsigned int next_pc, sp; @@ -2797,6 +3328,9 @@ 8.0xfc+8.0xff+8.D32A+8.D32B+8.D32C+8.D32D:D4:::calls "calls" *mn10300 + +*am33 + { /* OP_FCFF0000 (); */ unsigned int next_pc, sp; @@ -2815,6 +3349,9 @@ 8.0xf0+8.0xfc:D0:::rets "rets" *mn10300 + +*am33 + { /* OP_F0FC (); */ unsigned int sp; @@ -2829,6 +3366,9 @@ 8.0xf0+8.0xfd:D0:::rti "rti" *mn10300 + +*am33 + { /* OP_F0FD (); */ unsigned int sp; @@ -2845,6 +3385,9 @@ 8.0xf0+8.0xfe:D0:::trap "trap" *mn10300 + +*am33 + { /* OP_F0FE (); */ unsigned int sp, next_pc; @@ -2861,6 +3404,9 @@ 8.0xf0+8.0xff:D0:::rtm "rtm" *mn10300 + +*am33 + { /* OP_F0FF (); */ PC = cia; @@ -2872,6 +3418,9 @@ 8.0xcb:S0:::nop "nop" *mn10300 + +*am33 + { /* OP_CB (); */ PC = cia; @@ -2893,6 +3442,9 @@ 8.0xf6+4.0xf,2.DM1,2.DN0:D0:::getx "getx" *mn10300 + +*am33 + { /* OP_F6F0 (); */ int z, n; @@ -2911,6 +3463,9 @@ 8.0xf6+4.0x0,2.DM1,2.DN0:D0:::mulq "mulq" *mn10300 + +*am33 + { /* OP_F600 (); */ unsigned long long temp; @@ -2932,6 +3487,9 @@ 8.0xf9+4.0x,00,2.DN0+8.IMM8:D1:::mulq "mulq" *mn10300 + +*am33 + { /* OP_F90000 (); */ unsigned long long temp; @@ -2953,6 +3511,9 @@ 8.0xfb+4.0x0,00,2.DN0+8.IMM16A+8.IMM16B:D2:::mulq "mulq" *mn10300 + +*am33 + { /* OP_FB000000 (); */ unsigned long long temp; @@ -2974,6 +3535,9 @@ 8.0xfd+4.0x0,00,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::mulq "mulq" *mn10300 + +*am33 + { /* OP_FD000000 (); */ unsigned long long temp; @@ -2995,6 +3559,9 @@ 8.0xf6+4.0x1,2.DM1,2.DN0:D0:::mulqu "mulqu" *mn10300 + +*am33 + { /* OP_F610 (); */ unsigned long long temp; @@ -3016,6 +3583,9 @@ 8.0xf9+4.0x1,01,2.DN0+8.IMM8:D1:::mulqu "mulqu" *mn10300 + +*am33 + { /* OP_F91400 (); */ unsigned long long temp; @@ -3037,6 +3607,9 @@ 8.0xfb+4.0x1,01,2.DN0+8.IMM16A+8.IMM16B:D2:::mulqu "mulqu" *mn10300 + +*am33 + { /* OP_FB140000 (); */ unsigned long long temp; @@ -3058,6 +3631,9 @@ 8.0xfd+4.0x1,01,2.DN0+8.IMM32A+8.IMM32B+8.IMM32C+8.IMM32D:D4:::mulqu "mulqu" *mn10300 + +*am33 + { /* OP_FD140000 (); */ unsigned long long temp; @@ -3079,6 +3655,9 @@ 8.0xf6+4.0x4,2.DM1,2.DN0:D0:::sat16 "sat16" *mn10300 + +*am33 + { /* OP_F640 (); */ int temp; @@ -3095,6 +3674,9 @@ 8.0xf6+4.0x5,2.DM1,2.DN0:D0:::sat24 "sat24" *mn10300 + +*am33 + { /* OP_F650 (); */ int temp; @@ -3111,6 +3693,9 @@ 8.0xf6+4.0x7,2.DM1,2.DN0:D0:::bsch "bsch" *mn10300 + +*am33 + { /* OP_F670 (); */ int temp, c; @@ -3128,6 +3713,9 @@ 8.0xf0+8.0xc0:D0:::syscall "syscall" *mn10300 + +*am33 + { /* OP_F0C0 (); */ PC = cia; @@ -3139,6 +3727,9 @@ 8.0xff:S0:::break "break" *mn10300 + +*am33 + { /* OP_FF (); */ PC = cia; @@ -3149,6 +3740,9 @@ 8.0xce+8.REGS:S1:::movm "movm" *mn10300 + +*am33 + { /* OP_CE00 (); */ unsigned long sp = State.regs[REG_SP]; @@ -3200,6 +3794,38 @@ sp += 4; } + if (STATE_ARCHITECTURE (sd)->mach == bfd_mach_am33) + { + if (mask & 0x1) + { + /* Need to restore MDQR, MCRH, MCRL, and MCVF */ + sp += 16; + State.regs[REG_E0 + 1] = load_word (sp); + sp += 4; + State.regs[REG_E0 + 0] = load_word (sp); + sp += 4; + } + + if (mask & 0x2) + { + State.regs[REG_E0 + 7] = load_word (sp); + sp += 4; + State.regs[REG_E0 + 6] = load_word (sp); + sp += 4; + State.regs[REG_E0 + 5] = load_word (sp); + sp += 4; + State.regs[REG_E0 + 4] = load_word (sp); + sp += 4; + } + + if (mask & 0x4) + { + State.regs[REG_E0 + 3] = load_word (sp); + sp += 4; + State.regs[REG_E0 + 2] = load_word (sp); + sp += 4; + } + } /* And make sure to update the stack pointer. */ State.regs[REG_SP] = sp; @@ -3210,6 +3836,9 @@ 8.0xcf+8.REGS:S1a:::movm "movm" *mn10300 + +*am33 + { /* OP_CF00 (); */ unsigned long sp = State.regs[REG_SP]; @@ -3218,6 +3847,38 @@ PC = cia; mask = REGS; + if (STATE_ARCHITECTURE (sd)->mach == bfd_mach_am33) + { + if (mask & 0x4) + { + sp -= 4; + store_word (sp, State.regs[REG_E0 + 2]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 3]); + } + + if (mask & 0x2) + { + sp -= 4; + store_word (sp, State.regs[REG_E0 + 4]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 5]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 6]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 7]); + } + + if (mask & 0x1) + { + sp -= 4; + store_word (sp, State.regs[REG_E0 + 0]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 1]); + sp -= 16; + /* Need to save MDQR, MCRH, MCRL, and MCVF */ + } + } if (mask & 0x80) { @@ -3271,6 +3932,9 @@ 8.0xcd+8.D16A+8.D16B+8.REGS+8.IMM8:S4:::call "call" *mn10300 + +*am33 + { /* OP_CD000000 (); */ unsigned int next_pc, sp; @@ -3283,6 +3947,38 @@ mask = REGS; + if (STATE_ARCHITECTURE (sd)->mach == bfd_mach_am33) + { + if (mask & 0x4) + { + sp -= 4; + store_word (sp, State.regs[REG_E0 + 2]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 3]); + } + + if (mask & 0x2) + { + sp -= 4; + store_word (sp, State.regs[REG_E0 + 4]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 5]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 6]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 7]); + } + + if (mask & 0x1) + { + sp -= 4; + store_word (sp, State.regs[REG_E0 + 0]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 1]); + sp -= 16; + /* Need to save MDQR, MCRH, MCRL, and MCVF */ + } + } if (mask & 0x80) { @@ -3342,6 +4038,9 @@ 8.0xdd+8.D32A+8.D32B+8.D32C+8.D32D+8.REGS+8.IMM8:S6:::call "call" *mn10300 + +*am33 + { /* OP_DD000000 (); */ unsigned int next_pc, sp; @@ -3355,6 +4054,38 @@ mask = REGS; + if (STATE_ARCHITECTURE (sd)->mach == bfd_mach_am33) + { + if (mask & 0x4) + { + sp -= 4; + store_word (sp, State.regs[REG_E0 + 2]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 3]); + } + + if (mask & 0x2) + { + sp -= 4; + store_word (sp, State.regs[REG_E0 + 4]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 5]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 6]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 7]); + } + + if (mask & 0x1) + { + sp -= 4; + store_word (sp, State.regs[REG_E0 + 0]); + sp -= 4; + store_word (sp, State.regs[REG_E0 + 1]); + sp -= 16; + /* Need to save MDQR, MCRH, MCRL, and MCVF */ + } + } if (mask & 0x80) { @@ -3413,6 +4144,9 @@ 8.0xdf+8.REGS+8.IMM8:S2:::ret "ret" *mn10300 + +*am33 + { /* OP_DF0000 (); */ unsigned int sp, offset; @@ -3425,6 +4159,40 @@ offset = -4; mask = REGS; + if (STATE_ARCHITECTURE (sd)->mach == bfd_mach_am33) + { + + if (mask & 0x4) + { + State.regs[REG_E0 + 2] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 3] = load_word (sp + offset); + offset -= 4; + } + + if (mask & 0x2) + { + State.regs[REG_E0 + 4] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 5] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 6] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 7] = load_word (sp + offset); + offset -= 4; + } + + if (mask & 0x1) + { + /* Need to restore MDQR, MCRH, MCRL, and MCVF */ + offset -= 16; + State.regs[REG_E0 + 0] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 1] = load_word (sp + offset); + offset -= 4; + } + + } if (mask & 0x80) { @@ -3478,6 +4246,9 @@ 8.0xde+8.REGS+8.IMM8:S2:::retf "retf" *mn10300 + +*am33 + { /* OP_DE0000 (); */ unsigned int sp, offset; @@ -3491,6 +4262,40 @@ offset = -4; mask = REGS; + if (STATE_ARCHITECTURE (sd)->mach == bfd_mach_am33) + { + + if (mask & 0x4) + { + State.regs[REG_E0 + 2] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 3] = load_word (sp + offset); + offset -= 4; + } + + if (mask & 0x2) + { + State.regs[REG_E0 + 4] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 5] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 6] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 7] = load_word (sp + offset); + offset -= 4; + } + + if (mask & 0x1) + { + /* Need to restore MDQR, MCRH, MCRL, and MCVF */ + offset -= 16; + State.regs[REG_E0 + 0] = load_word (sp + offset); + offset -= 4; + State.regs[REG_E0 + 1] = load_word (sp + offset); + offset -= 4; + } + + } if (mask & 0x80) { @@ -3536,3 +4341,6 @@ nia = PC; } + +:include::am33:am33.igen + |