aboutsummaryrefslogtreecommitdiff
path: root/sim/mips
diff options
context:
space:
mode:
Diffstat (limited to 'sim/mips')
-rw-r--r--sim/mips/ChangeLog4
-rw-r--r--sim/mips/mips.igen2
2 files changed, 5 insertions, 1 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index 80a4f4d..c17f16e 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -1,5 +1,9 @@
2002-03-03 Chris Demetriou <cgd@broadcom.com>
+ * mips.igen (FLOOR.L.fmt): Store correct destination register.
+
+2002-03-03 Chris Demetriou <cgd@broadcom.com>
+
* mips.igen: Remove whitespace at end of lines.
2002-03-02 Chris Demetriou <cgd@broadcom.com>
diff --git a/sim/mips/mips.igen b/sim/mips/mips.igen
index 582df38..a16a4be 100644
--- a/sim/mips/mips.igen
+++ b/sim/mips/mips.igen
@@ -3541,7 +3541,7 @@
if ((fmt != fmt_single) && (fmt != fmt_double))
SignalException(ReservedInstruction,instruction_0);
else
- StoreFPR(FS,fmt_long,Convert(FP_RM_TOMINF,ValueFPR(FS,fmt),fmt,fmt_long));
+ StoreFPR(FD,fmt_long,Convert(FP_RM_TOMINF,ValueFPR(FS,fmt),fmt,fmt_long));
}
}