aboutsummaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
Diffstat (limited to 'include')
-rw-r--r--include/elf/ChangeLog4
-rw-r--r--include/elf/mips.h1
-rw-r--r--include/opcode/ChangeLog6
-rw-r--r--include/opcode/mips.h5
4 files changed, 16 insertions, 0 deletions
diff --git a/include/elf/ChangeLog b/include/elf/ChangeLog
index 39de1ff..47a884e 100644
--- a/include/elf/ChangeLog
+++ b/include/elf/ChangeLog
@@ -1,3 +1,7 @@
+2010-11-11 Mingming Sun <mingm.sun@gmail.com>
+
+ * mips.h (E_MIPS_MACH_LS3A): Defined.
+
2010-11-02 Joseph Myers <joseph@codesourcery.com>
* tic6x-attrs.h (Tag_ABI_wchar_t, Tag_ABI_stack_align_needed,
diff --git a/include/elf/mips.h b/include/elf/mips.h
index 6f0c022..c60e8fe 100644
--- a/include/elf/mips.h
+++ b/include/elf/mips.h
@@ -222,6 +222,7 @@ END_RELOC_NUMBERS (R_MIPS_maxext)
#define E_MIPS_MACH_9000 0x00990000
#define E_MIPS_MACH_LS2E 0x00A00000
#define E_MIPS_MACH_LS2F 0x00A10000
+#define E_MIPS_MACH_LS3A 0x00A20000
/* Processor specific section indices. These sections do not actually
exist. Symbols with a st_shndx field corresponding to one of these
diff --git a/include/opcode/ChangeLog b/include/opcode/ChangeLog
index d7e7c62..fa689e5 100644
--- a/include/opcode/ChangeLog
+++ b/include/opcode/ChangeLog
@@ -1,3 +1,9 @@
+2010-11-11 Mingming Sun <mingm.sun@gmail.com>
+
+ * mips.h (INSN_LOONGSON_3A): Defined.
+ (CPU_LOONGSON_3A): Defined.
+ (OPCODE_IS_MEMBER): Add LOONGSON_3A.
+
2010-10-09 Matt Rice <ratmice@gmail.com>
* cgen.h (CGEN_ATTR, CGEN_ATTR_TYPE): Rename bool attribute to bool_.
diff --git a/include/opcode/mips.h b/include/opcode/mips.h
index 2fb9672..8817ce3 100644
--- a/include/opcode/mips.h
+++ b/include/opcode/mips.h
@@ -594,6 +594,8 @@ static const unsigned int mips_isa_table[] =
#define INSN_LOONGSON_2E 0x40000000
/* ST Microelectronics Loongson 2F. */
#define INSN_LOONGSON_2F 0x80000000
+/* Loongson 3A. */
+#define INSN_LOONGSON_3A 0x80000400
/* RMI Xlr instruction */
#define INSN_XLR 0x00000020
@@ -647,6 +649,7 @@ static const unsigned int mips_isa_table[] =
#define CPU_SB1 12310201 /* octal 'SB', 01. */
#define CPU_LOONGSON_2E 3001
#define CPU_LOONGSON_2F 3002
+#define CPU_LOONGSON_3A 3003
#define CPU_OCTEON 6501
#define CPU_XLR 887682 /* decimal 'XLR' */
@@ -680,6 +683,8 @@ static const unsigned int mips_isa_table[] =
&& ((insn)->membership & INSN_LOONGSON_2E) != 0) \
|| (cpu == CPU_LOONGSON_2F \
&& ((insn)->membership & INSN_LOONGSON_2F) != 0) \
+ || (cpu == CPU_LOONGSON_3A \
+ && ((insn)->membership & INSN_LOONGSON_3A) != 0) \
|| (cpu == CPU_OCTEON \
&& ((insn)->membership & INSN_OCTEON) != 0) \
|| (cpu == CPU_XLR && ((insn)->membership & INSN_XLR) != 0) \