aboutsummaryrefslogtreecommitdiff
path: root/gas/doc/c-ppc.texi
diff options
context:
space:
mode:
Diffstat (limited to 'gas/doc/c-ppc.texi')
-rw-r--r--gas/doc/c-ppc.texi16
1 files changed, 11 insertions, 5 deletions
diff --git a/gas/doc/c-ppc.texi b/gas/doc/c-ppc.texi
index 2986d3d..4a9addc 100644
--- a/gas/doc/c-ppc.texi
+++ b/gas/doc/c-ppc.texi
@@ -81,6 +81,12 @@ Generate code for PowerPC 821/850/860.
@item -mppc64, -m620
Generate code for PowerPC 620/625/630.
+@item -me200z2, -me200z4
+Generate code for e200 variants, e200z2 with LSP, e200z4 with SPE.
+
+@item -me300
+Generate code for PowerPC e300 family.
+
@item -me500, -me500x2
Generate code for Motorola e500 core complex.
@@ -96,11 +102,14 @@ Generate code for Freescale e5500 core complex.
@item -me6500
Generate code for Freescale e6500 core complex.
+@item -mlsp
+Enable LSP instructions. (Disables SPE and SPE2.)
+
@item -mspe
-Generate code for Motorola SPE instructions.
+Generate code for Motorola SPE instructions. (Disables LSP.)
@item -mspe2
-Generate code for Freescale SPE2 instructions.
+Generate code for Freescale SPE2 instructions. (Disables LSP.)
@item -mtitan
Generate code for AppliedMicro Titan core complex.
@@ -114,9 +123,6 @@ Generate code for 32-bit BookE.
@item -ma2
Generate code for A2 architecture.
-@item -me300
-Generate code for PowerPC e300 family.
-
@item -maltivec
Generate code for processors with AltiVec instructions.