aboutsummaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorM R Swami Reddy <MR.Swami.Reddy@nsc.com>2008-05-05 10:00:16 +0000
committerM R Swami Reddy <MR.Swami.Reddy@nsc.com>2008-05-05 10:00:16 +0000
commit9c301be69b23377a65580634dcf4db00af3e40ad (patch)
tree9669c781a6a4efeb673e994da00dbb712cb397b8 /sim
parent20f55b937bb60c45766b489357a69566cc51688f (diff)
downloadgdb-9c301be69b23377a65580634dcf4db00af3e40ad.zip
gdb-9c301be69b23377a65580634dcf4db00af3e40ad.tar.gz
gdb-9c301be69b23377a65580634dcf4db00af3e40ad.tar.bz2
These files removed.
Diffstat (limited to 'sim')
-rw-r--r--sim/testsuite/sim/cr16/bnc24.cgs20
-rw-r--r--sim/testsuite/sim/cr16/bnc8.cgs20
-rw-r--r--sim/testsuite/sim/cr16/ret.cgs91
3 files changed, 0 insertions, 131 deletions
diff --git a/sim/testsuite/sim/cr16/bnc24.cgs b/sim/testsuite/sim/cr16/bnc24.cgs
deleted file mode 100644
index f060d29..0000000
--- a/sim/testsuite/sim/cr16/bnc24.cgs
+++ /dev/null
@@ -1,20 +0,0 @@
-# cr16 testcase for bnc $disp24
-# mach(): cr16
-
- .include "testutils.inc"
-
- start
-
- .global bnc24
-bnc24:
- mvi_h_condbit 0
- bnc.l test0pass
-
-test1fail:
- fail
-test0pass:
-
- mvi_h_condbit 1
- bnc.l test1fail
-
- pass
diff --git a/sim/testsuite/sim/cr16/bnc8.cgs b/sim/testsuite/sim/cr16/bnc8.cgs
deleted file mode 100644
index b3faec4..0000000
--- a/sim/testsuite/sim/cr16/bnc8.cgs
+++ /dev/null
@@ -1,20 +0,0 @@
-# cr16 testcase for bnc $disp8
-# mach(): cr16
-
- .include "testutils.inc"
-
- start
-
- .global bnc8
-bnc8:
- mvi_h_condbit 0
- bnc.s test0pass
-
-test1fail:
- fail
-
-test0pass:
- mvi_h_condbit 1
- bnc.s test1fail
-
- pass
diff --git a/sim/testsuite/sim/cr16/ret.cgs b/sim/testsuite/sim/cr16/ret.cgs
deleted file mode 100644
index 9e24aa2..0000000
--- a/sim/testsuite/sim/cr16/ret.cgs
+++ /dev/null
@@ -1,91 +0,0 @@
-# cr16 testcase for ret
-# mach: cr16
-
- .include "testutils.inc"
-
- start
-
- .global ret
-ret:
- set_spr_addr ok1,lr
- set_icc 0x0 0
- ret
- fail
-ok1:
- set_spr_addr ok2,lr
- set_icc 0x1 1
- ret
- fail
-ok2:
- set_spr_addr ok3,lr
- set_icc 0x2 2
- ret
- fail
-ok3:
- set_spr_addr ok4,lr
- set_icc 0x3 3
- ret
- fail
-ok4:
- set_spr_addr ok5,lr
- set_icc 0x4 0
- ret
- fail
-ok5:
- set_spr_addr ok6,lr
- set_icc 0x5 1
- ret
- fail
-ok6:
- set_spr_addr ok7,lr
- set_icc 0x6 2
- ret
- fail
-ok7:
- set_spr_addr ok8,lr
- set_icc 0x7 3
- ret
- fail
-ok8:
- set_spr_addr ok9,lr
- set_icc 0x8 0
- ret
- fail
-ok9:
- set_spr_addr oka,lr
- set_icc 0x9 1
- ret
- fail
-oka:
- set_spr_addr okb,lr
- set_icc 0xa 2
- ret
- fail
-okb:
- set_spr_addr okc,lr
- set_icc 0xb 3
- ret
- fail
-okc:
- set_spr_addr okd,lr
- set_icc 0xc 0
- ret
- fail
-okd:
- set_spr_addr oke,lr
- set_icc 0xd 1
- ret
- fail
-oke:
- set_spr_addr okf,lr
- set_icc 0xe 2
- ret
- fail
-okf:
- set_spr_addr okg,lr
- set_icc 0xf 3
- ret
- fail
-okg:
-
- pass