diff options
| author | Mike Frysinger <vapier@gentoo.org> | 2011-03-24 03:08:15 +0000 |
|---|---|---|
| committer | Mike Frysinger <vapier@gentoo.org> | 2011-03-24 03:08:15 +0000 |
| commit | 8d8a97461a121e02ae2f11f3e6147d68432ee02d (patch) | |
| tree | 93338ac058858d7f9fa3ec4725966887cf5181eb /sim | |
| parent | a9c3ef47608664a5449c75b26dde2190c5ac66c6 (diff) | |
| download | gdb-8d8a97461a121e02ae2f11f3e6147d68432ee02d.zip gdb-8d8a97461a121e02ae2f11f3e6147d68432ee02d.tar.gz gdb-8d8a97461a121e02ae2f11f3e6147d68432ee02d.tar.bz2 | |
sim: bfin: allow byteop[123]p src regs to be the same
The hardware allows the byteop[123]p insns to use the same src reg pair,
so remove the combination check in the sim.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Diffstat (limited to 'sim')
| -rw-r--r-- | sim/bfin/ChangeLog | 5 | ||||
| -rw-r--r-- | sim/bfin/bfin-sim.c | 9 |
2 files changed, 5 insertions, 9 deletions
diff --git a/sim/bfin/ChangeLog b/sim/bfin/ChangeLog index 0907c14..95e05f8 100644 --- a/sim/bfin/ChangeLog +++ b/sim/bfin/ChangeLog @@ -1,3 +1,8 @@ +2011-03-23 Robin Getz <robin.getz@analog.com> + + * bfin-sim.c (decode_dsp32alu_0): Drop the src0/src1 check for + BYTEOP1P, BYTEOP2P, and BYTEOP3P insns. + 2011-03-23 Mike Frysinger <vapier@gentoo.org> * machs.c (bf50x_dev, bf512_dev, bf516_dev, bf522_dev, bf526_dev, diff --git a/sim/bfin/bfin-sim.c b/sim/bfin/bfin-sim.c index 6415388..ad12d2d 100644 --- a/sim/bfin/bfin-sim.c +++ b/sim/bfin/bfin-sim.c @@ -4185,9 +4185,6 @@ decode_dsp32alu_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1) src0 + 1, src0, src1 + 1, src1, opts[HL + (aop << 1)], s ? ", r" : ""); - if (src0 == src1) - illegal_instruction_combination (cpu); - s0L = DREG (src0); s0H = DREG (src0 + 1); s1L = DREG (src1); @@ -4306,9 +4303,6 @@ decode_dsp32alu_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1) src0 + 1, src0, src1 + 1, src1, HL ? "HI" : "LO", s ? ", R" : ""); - if (src0 == src1) - illegal_instruction_combination (cpu); - s0L = DREG (src0); s0H = DREG (src0 + 1); s1L = DREG (src1); @@ -4796,9 +4790,6 @@ decode_dsp32alu_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1) TRACE_INSN (cpu, "R%i = BYTEOP1P (R%i:%i, R%i:%i)%s;", dst0, src0 + 1, src0, src1 + 1, src1, opts[s + (aop << 1)]); - if (src0 == src1) - illegal_instruction_combination (cpu); - s0L = DREG (src0); s0H = DREG (src0 + 1); s1L = DREG (src1); |