aboutsummaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorIan Lance Taylor <ian@airs.com>1996-11-27 16:01:34 +0000
committerIan Lance Taylor <ian@airs.com>1996-11-27 16:01:34 +0000
commit350d33b87fdb5041a3cdf998bc6301aa3fde27c4 (patch)
treeda0a01807a4d85ec6f10151f4085c4e0ea7cec12 /sim
parent264677bbe1af87d0fcad01944bbcec23aa8a0c8a (diff)
downloadgdb-350d33b87fdb5041a3cdf998bc6301aa3fde27c4.zip
gdb-350d33b87fdb5041a3cdf998bc6301aa3fde27c4.tar.gz
gdb-350d33b87fdb5041a3cdf998bc6301aa3fde27c4.tar.bz2
Actually check in the right change to interp.c.
Diffstat (limited to 'sim')
-rw-r--r--sim/mips/ChangeLog3
1 files changed, 1 insertions, 2 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index 65a3ac1..c3bb08e 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -21,8 +21,7 @@ Tue Nov 26 11:53:12 1996 Ian Lance Taylor <ian@cygnus.com>
(main): Remove unused variable this_option_optind. Change
``*loptarg++'' to ``loptarg++''.
(my_strtoul): Parenthesize && within ||.
- * interp.c (sim_trace): If tracefh is NULL, set it to stderr.
- (LoadMemory): Accept a halfword pAddr if vAddr is odd.
+ * interp.c (LoadMemory): Accept a halfword pAddr if vAddr is odd.
(simulate): If PC is odd, fetch a 16 bit instruction, and
increment PC by 2 rather than 4.
* configure.in: Add case for mips16*-*-*.