aboutsummaryrefslogtreecommitdiff
path: root/sim/v850/ChangeLog
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>1997-09-17 05:31:00 +0000
committerAndrew Cagney <cagney@redhat.com>1997-09-17 05:31:00 +0000
commit6aead89a5fa550f1845fb5b3c85f50e53afb6f92 (patch)
tree334c08378fca79e622df33c809842b8d174fc78b /sim/v850/ChangeLog
parentdfa5c0ca02b47e98e25369a255965f5a17861d38 (diff)
downloadgdb-6aead89a5fa550f1845fb5b3c85f50e53afb6f92.zip
gdb-6aead89a5fa550f1845fb5b3c85f50e53afb6f92.tar.gz
gdb-6aead89a5fa550f1845fb5b3c85f50e53afb6f92.tar.bz2
Fix tracing for: "ctret", "bsw", "hsw"
Fix bugs in: "bsh", "callt", "stsr".
Diffstat (limited to 'sim/v850/ChangeLog')
-rw-r--r--sim/v850/ChangeLog13
1 files changed, 13 insertions, 0 deletions
diff --git a/sim/v850/ChangeLog b/sim/v850/ChangeLog
index 1b1b2b5..0ff17a9 100644
--- a/sim/v850/ChangeLog
+++ b/sim/v850/ChangeLog
@@ -1,3 +1,16 @@
+start-sanitize-v850e
+Wed Sep 17 14:02:10 1997 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * simops.c: Move "ctret", "bsw", "hsw" to v850.igen, fix tracing.
+ (trace_module): Global, save component/module name across insn.
+
+ * simops.c: Move "bsh" to v850.igen, fix.
+
+ * v850.igen (callt): Load correct number of bytes. Fix tracing.
+ (stsr, ldsr): Correct src, dest fields. Fix tracing.
+ (ctret): Force alignment. Fix tracing.
+
+end-sanitize-v850e
Tue Sep 16 22:14:01 1997 Andrew Cagney <cagney@b1.cygnus.com>
* simops.c (trace_output): Add result argument.