aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>1997-05-27 06:48:20 +0000
committerAndrew Cagney <cagney@redhat.com>1997-05-27 06:48:20 +0000
commit2f2e6c5d5bf76a01caa0d2da27ac21e45ee2276e (patch)
treee423d11adc8c988ab292d78c6e7a592064ac5ead /sim/tic80
parentd82e4bf6cc9f6dfb853b2c9fa138b3640381fdf6 (diff)
downloadgdb-2f2e6c5d5bf76a01caa0d2da27ac21e45ee2276e.zip
gdb-2f2e6c5d5bf76a01caa0d2da27ac21e45ee2276e.tar.gz
gdb-2f2e6c5d5bf76a01caa0d2da27ac21e45ee2276e.tar.bz2
Extend xor-endian and per-cpu support in core module.
Allow negated test when watching value within core.
Diffstat (limited to 'sim/tic80')
-rw-r--r--sim/tic80/ChangeLog5
-rw-r--r--sim/tic80/sim-calls.c4
2 files changed, 7 insertions, 2 deletions
diff --git a/sim/tic80/ChangeLog b/sim/tic80/ChangeLog
index b6fdd6f..d0c56c0 100644
--- a/sim/tic80/ChangeLog
+++ b/sim/tic80/ChangeLog
@@ -1,3 +1,8 @@
+Tue May 27 13:22:13 1997 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * sim-calls.c (sim_read): Pass NULL cpu to sim_core_read_buffer.
+ (sim_write): Ditto for write.
+
Tue May 20 09:33:31 1997 Andrew Cagney <cagney@b1.cygnus.com>
* sim-calls.c (sim_load): Set STATE_LOADED_P.
diff --git a/sim/tic80/sim-calls.c b/sim/tic80/sim-calls.c
index ffa610e..db1558e 100644
--- a/sim/tic80/sim-calls.c
+++ b/sim/tic80/sim-calls.c
@@ -148,7 +148,7 @@ sim_kill (SIM_DESC sd)
int
sim_read (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)
{
- return sim_core_read_buffer (sd, sim_core_write_map,
+ return sim_core_read_buffer (sd, NULL, sim_core_write_map,
buf, mem, length);
}
@@ -156,7 +156,7 @@ sim_read (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)
int
sim_write (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)
{
- return sim_core_write_buffer (sd, sim_core_write_map,
+ return sim_core_write_buffer (sd, NULL, sim_core_write_map,
buf, mem, length);
}