aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80/ic
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>1997-05-30 07:25:13 +0000
committerAndrew Cagney <cagney@redhat.com>1997-05-30 07:25:13 +0000
commit128b51546e6f158723ce2d1fe6fc87bda78d9583 (patch)
tree1110bd1fd7c62ff75b72aec92056378a9a9d3ccb /sim/tic80/ic
parentdccd4d2cf1d51f1f1f7a380bf3f792488852761d (diff)
downloadgdb-128b51546e6f158723ce2d1fe6fc87bda78d9583.zip
gdb-128b51546e6f158723ce2d1fe6fc87bda78d9583.tar.gz
gdb-128b51546e6f158723ce2d1fe6fc87bda78d9583.tar.bz2
Add assembler information to igen input files.
Diffstat (limited to 'sim/tic80/ic')
-rw-r--r--sim/tic80/ic2
1 files changed, 2 insertions, 0 deletions
diff --git a/sim/tic80/ic b/sim/tic80/ic
index 54a2550..17067fb 100644
--- a/sim/tic80/ic
+++ b/sim/tic80/ic
@@ -40,6 +40,8 @@ compute:UnsignedImmediate:vSource1:signed_word:UnsignedImmediate
#
compute:BITNUM:BITNUM:
compute:Code:Code:
+compute:BITNUM:bitnum:int:(~BITNUM) & 0x1f
+
#
compute:SignedOffset:SignedOffset:
compute:SignedOffset:vSignedOffset:signed_word:SEXT (SignedOffset, 14)