aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80/cpu.h
diff options
context:
space:
mode:
authorDoug Evans <dje@google.com>1997-11-24 22:58:47 +0000
committerDoug Evans <dje@google.com>1997-11-24 22:58:47 +0000
commitc5ecfceb13df0b39942ef3246533448651c0da35 (patch)
tree4a958b30817faa7a272416428c4b3f0704bee6ad /sim/tic80/cpu.h
parent091521c48b1916f4b790fcfcfa3a092a83be2cbd (diff)
downloadgdb-c5ecfceb13df0b39942ef3246533448651c0da35.zip
gdb-c5ecfceb13df0b39942ef3246533448651c0da35.tar.gz
gdb-c5ecfceb13df0b39942ef3246533448651c0da35.tar.bz2
* cpu.h (TRACE_COND_BR): Use TRACE_BRANCH_P, not TRACE_ALU_P.
Diffstat (limited to 'sim/tic80/cpu.h')
-rw-r--r--sim/tic80/cpu.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/sim/tic80/cpu.h b/sim/tic80/cpu.h
index e710364..f1780fa 100644
--- a/sim/tic80/cpu.h
+++ b/sim/tic80/cpu.h
@@ -283,7 +283,7 @@ do { \
#define TRACE_UCOND_BR(indx, target) \
do { \
- if (TRACE_ALU_P (CPU)) { \
+ if (TRACE_BRANCH_P (CPU)) { \
trace_one_insn (SD, CPU, cia.ip, 1, itable[indx].file, \
itable[indx].line_nr, "branch", \
tic80_trace_ucond_br (indx, target)); \