aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80/ChangeLog
diff options
context:
space:
mode:
authorMichael Meissner <gnu@the-meissners.org>1997-05-13 22:04:32 +0000
committerMichael Meissner <gnu@the-meissners.org>1997-05-13 22:04:32 +0000
commit1b6f4dde350e06d59468db270111252b4256904c (patch)
tree6d5268c7c1baa3903692d940a2b3ab32643f2407 /sim/tic80/ChangeLog
parentaf942f1dc2d30bf7acfb221331da57af6f258aeb (diff)
downloadgdb-1b6f4dde350e06d59468db270111252b4256904c.zip
gdb-1b6f4dde350e06d59468db270111252b4256904c.tar.gz
gdb-1b6f4dde350e06d59468db270111252b4256904c.tar.bz2
Make sure r0 == 0; Return EINVAL for system calls that are defined but not provided; Provide traps 74-79 as debugging traps
Diffstat (limited to 'sim/tic80/ChangeLog')
-rw-r--r--sim/tic80/ChangeLog9
1 files changed, 9 insertions, 0 deletions
diff --git a/sim/tic80/ChangeLog b/sim/tic80/ChangeLog
index c955fdc..8ef6fec 100644
--- a/sim/tic80/ChangeLog
+++ b/sim/tic80/ChangeLog
@@ -1,3 +1,12 @@
+Tue May 13 18:00:10 1997 Mike Meissner <meissner@cygnus.com>
+
+ * insns (do_trap): For system calls that are defined, but not
+ provided return EINVAL. Temporarily add traps 74-79 to just print
+ the register state.
+
+ * interp.c (engine_{run_until_stop,step}): Before executing
+ instructions, make sure r0 == 0.
+
Tue May 13 16:39:37 1997 Andrew Cagney <cagney@b1.cygnus.com>
* alu.h (IMEM): Take full cia not just IP as argument.