aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80/ChangeLog
diff options
context:
space:
mode:
authorMichael Meissner <gnu@the-meissners.org>1997-05-09 20:16:01 +0000
committerMichael Meissner <gnu@the-meissners.org>1997-05-09 20:16:01 +0000
commit89d1a47805104116b13103c6ddf857a84426f148 (patch)
tree22cb7fc6ab79fbaf278b8e95aebfc906521995b7 /sim/tic80/ChangeLog
parentaaa7b252607ba49e67cb3329a1dea77418f3d1a1 (diff)
downloadgdb-89d1a47805104116b13103c6ddf857a84426f148.zip
gdb-89d1a47805104116b13103c6ddf857a84426f148.tar.gz
gdb-89d1a47805104116b13103c6ddf857a84426f148.tar.bz2
Fix xor in simulator
Diffstat (limited to 'sim/tic80/ChangeLog')
-rw-r--r--sim/tic80/ChangeLog1
1 files changed, 1 insertions, 0 deletions
diff --git a/sim/tic80/ChangeLog b/sim/tic80/ChangeLog
index aeaa431..131098f 100644
--- a/sim/tic80/ChangeLog
+++ b/sim/tic80/ChangeLog
@@ -2,6 +2,7 @@ Fri May 9 15:47:36 1997 Mike Meissner <meissner@cygnus.com>
* insns (cmp_vals,do_cmp): Produce the correct bits as specified
by the architecture.
+ (xor): Fix xor immediate patterns to use the correct bits.
Fri May 9 09:55:33 1997 Andrew Cagney <cagney@b1.cygnus.com>