aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80/ChangeLog
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>1997-05-30 07:25:13 +0000
committerAndrew Cagney <cagney@redhat.com>1997-05-30 07:25:13 +0000
commit128b51546e6f158723ce2d1fe6fc87bda78d9583 (patch)
tree1110bd1fd7c62ff75b72aec92056378a9a9d3ccb /sim/tic80/ChangeLog
parentdccd4d2cf1d51f1f1f7a380bf3f792488852761d (diff)
downloadgdb-128b51546e6f158723ce2d1fe6fc87bda78d9583.zip
gdb-128b51546e6f158723ce2d1fe6fc87bda78d9583.tar.gz
gdb-128b51546e6f158723ce2d1fe6fc87bda78d9583.tar.bz2
Add assembler information to igen input files.
Diffstat (limited to 'sim/tic80/ChangeLog')
-rw-r--r--sim/tic80/ChangeLog17
1 files changed, 17 insertions, 0 deletions
diff --git a/sim/tic80/ChangeLog b/sim/tic80/ChangeLog
index 62aecf2..ba68c04 100644
--- a/sim/tic80/ChangeLog
+++ b/sim/tic80/ChangeLog
@@ -1,3 +1,20 @@
+Thu May 29 14:02:40 1997 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * misc.c (tic80_trace_fpu3, tic80_trace_fpu2, tic80_trace_fpu1,
+ tic80_trace_fpu2i): Pass in function prefix.
+ (tic80_trace_ldst): Rewrite so it calls print_one_insn directly.
+
+ * Makefile.in (SIM_OBJS): Include sim-watch.o module.
+
+ * sim-main.h (WITH_WATCHPOINTS): Enable watchpoints.
+
+ * ic (bitnum): Compute bitnum from BITNUM.
+ * insn (bbo, bbz): Use.
+
+ * insn: Convert long immediate instructions to igen long immediate
+ form.
+ * insn: Add disasembler information.
+
Thu May 29 12:09:13 1997 Andrew Cagney <cagney@b2.cygnus.com>
* alu.h (IMEM_IMMED): New macro, fetch 32bit immediate operand N.