Add missing smov support, and clean up existing umov support.

	sim/aarch64/
	* simulator.c (do_vec_SMOV_into_scalar): New.
	(do_vec_UMOV_into_scalar): Renamed from do_vec_MOV_into_scalar.
	Rewritten.
	(do_vec_UMOV): Merged into do_vec_UMOV_into_scalar and deleted.
	(do_vec_op1): Move do_vec_TRN call and do_vec_UZP call.  Add
	do_vec_SMOV_into_scalar call.  Delete do_vec_MOV_into_scalar and
	do_vec_UMOV calls.  Add do_vec_UMOV_into_scalar call.

	sim/testsuite/sim/aarch64/
	* sumov.s: New.

2 files changed, 93 insertions, 0 deletions

diff --git a/sim/testsuite/sim/aarch64/ChangeLog b/sim/testsuite/sim/aarch64/ChangeLog
index fcd5873..b332ba2 100644
--- a/sim/testsuite/sim/aarch64/ChangeLog
+++ b/sim/testsuite/sim/aarch64/ChangeLog
@@ -1,5 +1,7 @@
 2017-02-25  Jim Wilson  <jim.wilson@linaro.org>
 
+	* sumov.s: New.
+
 	* cnt.s: New.
 
 2017-02-19  Jim Wilson  <jim.wilson@linaro.org>
diff --git a/sim/testsuite/sim/aarch64/sumov.s b/sim/testsuite/sim/aarch64/sumov.s
new file mode 100644
index 0000000..69021cb
--- /dev/null
+++ b/sim/testsuite/sim/aarch64/sumov.s
@@ -0,0 +1,91 @@
+# mach: aarch64
+
+# Check the mov from asimd to general reg instructions: smov, umov.
+
+.include "testutils.inc"
+
+	.data
+	.align 4
+input:
+	.word 0x04030201
+	.word 0x08070605
+	.word 0xf4f3f2f1
+	.word 0xf8f7f6f5
+
+	start
+	adrp x0, input
+	ldr q0, [x0, #:lo12:input]
+
+	smov w0, v0.b[0]
+	smov w3, v0.b[12]
+	cmp w0, #1
+	bne .Lfailure
+	cmp w3, #-11
+	bne .Lfailure
+
+	smov x0, v0.b[1]
+	smov x3, v0.b[13]
+	cmp x0, #2
+	bne .Lfailure
+	cmp x3, #-10
+	bne .Lfailure
+
+	smov w0, v0.h[0]
+	smov w1, v0.h[4]
+	cmp w0, #0x0201
+	bne .Lfailure
+	cmp w1, #-2315
+	bne .Lfailure
+
+	smov x0, v0.h[1]
+	smov x1, v0.h[5]
+	cmp x0, #0x0403
+	bne .Lfailure
+	cmp x1, #-2829
+	bne .Lfailure
+
+	smov x0, v0.s[1]
+	smov x1, v0.s[3]
+	mov x2, #0x0605
+	movk x2, #0x0807, lsl #16
+	cmp x0, x2
+	bne .Lfailure
+	mov x3, #0xf6f5
+	movk x3, #0xf8f7, lsl #16
+	cmp x1, x3
+	bne .Lfailure
+
+	umov w0, v0.b[0]
+	umov w3, v0.b[12]
+	cmp w0, #1
+	bne .Lfailure
+	cmp w3, #0xf5
+	bne .Lfailure
+
+	umov w0, v0.h[0]
+	umov w1, v0.h[4]
+	cmp w0, #0201
+	bne .Lfailure
+	cmp w1, #0xf2f1
+	bne .Lfailure
+
+	umov w0, v0.s[0]
+	umov w1, v0.s[2]
+	mov w2, #0x0201
+	movk w2, #0x0403, lsl #16
+	cmp w0, w2
+	bne .Lfailure
+	mov w3, #0xf2f1
+	movk w3, #0xf4f3, lsl #16
+	cmp w1, w3
+	bne .Lfailure
+
+	umov x0, v0.d[0]
+	adrp x1, input
+	ldr x2, [x1, #:lo12:input]
+	cmp x0, x2
+	bne .Lfailure
+
+	pass
+.Lfailure:
+	fail