aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/d10v-elf
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>1997-11-10 08:27:15 +0000
committerAndrew Cagney <cagney@redhat.com>1997-11-10 08:27:15 +0000
commit51624b4bf6afd8ea0d69b890a8023cf365cd6228 (patch)
tree5f073459ac63a03dfeaf382e3bb6526cebc88786 /sim/testsuite/d10v-elf
parent8cb060b6b06ae0947737943554ef0d9da9634951 (diff)
downloadgdb-51624b4bf6afd8ea0d69b890a8023cf365cd6228.zip
gdb-51624b4bf6afd8ea0d69b890a8023cf365cd6228.tar.gz
gdb-51624b4bf6afd8ea0d69b890a8023cf365cd6228.tar.bz2
Test rachi instruction.
Diffstat (limited to 'sim/testsuite/d10v-elf')
-rw-r--r--sim/testsuite/d10v-elf/ChangeLog8
-rw-r--r--sim/testsuite/d10v-elf/Makefile.in7
-rw-r--r--sim/testsuite/d10v-elf/t-rachi.s32
3 files changed, 44 insertions, 3 deletions
diff --git a/sim/testsuite/d10v-elf/ChangeLog b/sim/testsuite/d10v-elf/ChangeLog
new file mode 100644
index 0000000..5f2acd3
--- /dev/null
+++ b/sim/testsuite/d10v-elf/ChangeLog
@@ -0,0 +1,8 @@
+Mon Nov 10 19:21:26 1997 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * t-macros.i (_start): New file.
+ * t-rachi.s: New file.
+
+ * Makefile.in (RUN_FOR_TARGET): Look for simulator in d10v
+ directory.
+
diff --git a/sim/testsuite/d10v-elf/Makefile.in b/sim/testsuite/d10v-elf/Makefile.in
index 84b0c30..dab5b66 100644
--- a/sim/testsuite/d10v-elf/Makefile.in
+++ b/sim/testsuite/d10v-elf/Makefile.in
@@ -39,7 +39,8 @@ RPATH_ENVVAR = @RPATH_ENVVAR@
TESTS = \
exit47.ko \
- hello.hi
+ hello.hi \
+ t-rachi.ok
AS_FOR_TARGET = `\
if [ -x ../../../gas/as-new ]; then \
@@ -56,8 +57,8 @@ LD_FOR_TARGET = `\
fi`
RUN_FOR_TARGET = `\
- if [ -x ../../../sim/v850/run ]; then \
- echo ../../../sim/v850/run ; \
+ if [ -x ../../../sim/d10v/run ]; then \
+ echo ../../../sim/d10v/run ; \
else \
echo $(target_alias)-run ; \
fi`
diff --git a/sim/testsuite/d10v-elf/t-rachi.s b/sim/testsuite/d10v-elf/t-rachi.s
new file mode 100644
index 0000000..479839c
--- /dev/null
+++ b/sim/testsuite/d10v-elf/t-rachi.s
@@ -0,0 +1,32 @@
+.include "t-macros.i"
+
+ start
+
+ load r2 0x7FFF8000
+ mv2wtac r2, a0
+test_rachi_1:
+ rachi r4, a0, 0
+ check1 r4 0x7FFF
+
+
+ load r2 0x80001000
+ mv2wtac r2, a0
+test_rachi_2:
+ rachi r4, a0, 0
+ check1 r4 0x8000
+
+
+ load r2 0x1000A000
+ mv2wtac r2, a0
+test_rachi_3:
+ rachi r4, a0, 0
+ check1 r4 0x1001
+
+
+ load r2 0xA0007FFF
+ mv2wtac r2, a0
+test_rachi_4:
+ rachi r4, a0, 0
+ check1 r4 0xa000
+
+ exit0