aboutsummaryrefslogtreecommitdiff
path: root/sim/sh/ChangeLog
diff options
context:
space:
mode:
authorMichael Snyder <msnyder@vmware.com>2003-07-23 21:25:41 +0000
committerMichael Snyder <msnyder@vmware.com>2003-07-23 21:25:41 +0000
commitb939d772c1052b510a03d579a6250d23e5b39212 (patch)
treef94e040ba470db8e62f590f30baecbf2c45b212f /sim/sh/ChangeLog
parentd2f18ae42afc58479c4cbfcc5e9a790b42858f60 (diff)
downloadgdb-b939d772c1052b510a03d579a6250d23e5b39212.zip
gdb-b939d772c1052b510a03d579a6250d23e5b39212.tar.gz
gdb-b939d772c1052b510a03d579a6250d23e5b39212.tar.bz2
2003-06-27 Michael Snyder <msnyder@redhat.com>
* gencode.c (op tab): Some fix-ups of refs and defs. (ocbi, ocbp): Cache not simulated, but may cause memory fault. (gensym_caselist): Add default case to switch statement. (expand_ppi_code): Add default case to switch statement.
Diffstat (limited to 'sim/sh/ChangeLog')
-rw-r--r--sim/sh/ChangeLog4
1 files changed, 4 insertions, 0 deletions
diff --git a/sim/sh/ChangeLog b/sim/sh/ChangeLog
index 2b6624d..8a5e9e3 100644
--- a/sim/sh/ChangeLog
+++ b/sim/sh/ChangeLog
@@ -4,6 +4,10 @@
2003-06-27 Michael Snyder <msnyder@redhat.com>
+ * gencode.c (op tab): Some fix-ups of refs and defs.
+ (ocbi, ocbp): Cache not simulated, but may cause memory fault.
+ (gensym_caselist): Add default case to switch statement.
+ (expand_ppi_code): Add default case to switch statement.
* gencode.c (op tab): Implement movca.l.
* gencode.c (op movsxy_tab): Fix an error in the bit pattern.
* gencode.c (gensim_caselist): The movy instructions use