aboutsummaryrefslogtreecommitdiff
path: root/sim/mn10300/mn10300_sim.h
diff options
context:
space:
mode:
authorJeff Law <law@redhat.com>1997-05-06 19:42:17 +0000
committerJeff Law <law@redhat.com>1997-05-06 19:42:17 +0000
commit8def9220345a634cea86a9cd6599b3f9e6aca5cf (patch)
tree05d56bc20c3d19c06c6d651f547005f6a1938364 /sim/mn10300/mn10300_sim.h
parent1ec53ef5977df594329dccfa4336847782905248 (diff)
downloadgdb-8def9220345a634cea86a9cd6599b3f9e6aca5cf.zip
gdb-8def9220345a634cea86a9cd6599b3f9e6aca5cf.tar.gz
gdb-8def9220345a634cea86a9cd6599b3f9e6aca5cf.tar.bz2
* mn10300_sim.h: Fix ordering of bits in the PSW.
Diffstat (limited to 'sim/mn10300/mn10300_sim.h')
-rw-r--r--sim/mn10300/mn10300_sim.h8
1 files changed, 4 insertions, 4 deletions
diff --git a/sim/mn10300/mn10300_sim.h b/sim/mn10300/mn10300_sim.h
index 2fcb85a..40cef23 100644
--- a/sim/mn10300/mn10300_sim.h
+++ b/sim/mn10300/mn10300_sim.h
@@ -72,10 +72,10 @@ extern struct simops Simops[];
#define PC (State.regs[9])
#define PSW (State.regs[11])
-#define PSW_V 0x1
-#define PSW_C 0x2
-#define PSW_N 0x4
-#define PSW_Z 0x8
+#define PSW_Z 0x1
+#define PSW_N 0x2
+#define PSW_C 0x4
+#define PSW_V 0x8
#define REG_D0 0
#define REG_A0 4