aboutsummaryrefslogtreecommitdiff
path: root/sim/mips
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>2000-07-20 00:02:22 +0000
committerAndrew Cagney <cagney@redhat.com>2000-07-20 00:02:22 +0000
commita28c02cd2b0c00e0bcd2e1512e47943337c6b11f (patch)
treed9d828141b275a04e02e9703abc9997e12c33992 /sim/mips
parent7c952b6daed25b7bb09e90f524fd4981b0f62284 (diff)
downloadgdb-a28c02cd2b0c00e0bcd2e1512e47943337c6b11f.zip
gdb-a28c02cd2b0c00e0bcd2e1512e47943337c6b11f.tar.gz
gdb-a28c02cd2b0c00e0bcd2e1512e47943337c6b11f.tar.bz2
* m16.igen (break): Call SignalException not sim_engine_halt.
Diffstat (limited to 'sim/mips')
-rw-r--r--sim/mips/ChangeLog4
-rw-r--r--sim/mips/m16.igen2
2 files changed, 5 insertions, 1 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index 86a37ed..9939dc7 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -1,3 +1,7 @@
+Wed Jul 19 18:50:51 2000 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * m16.igen (break): Call SignalException not sim_engine_halt.
+
Mon Jul 3 11:13:20 2000 Andrew Cagney <cagney@b1.cygnus.com>
From Jason Eckhardt:
diff --git a/sim/mips/m16.igen b/sim/mips/m16.igen
index 9b36ff9..833d7ca 100644
--- a/sim/mips/m16.igen
+++ b/sim/mips/m16.igen
@@ -1232,5 +1232,5 @@
PC = cia - 2; /* reference the branch instruction */
else
PC = cia;
- sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP);
+ SignalException (BreakPoint, instruction_0);
}