diff options
author | Mike Frysinger <vapier@gentoo.org> | 2015-03-14 23:41:25 -0400 |
---|---|---|
committer | Mike Frysinger <vapier@gentoo.org> | 2015-03-16 01:23:52 -0400 |
commit | ae7d0cac8ce971f7108d270c1d3f8481919b1e86 (patch) | |
tree | 922127997fda3de2483ed896fba8ae88576bba5e /sim/mips/tconfig.h | |
parent | 9c5f41df36176d86afa65fc9b69b8fd6f6044547 (diff) | |
download | gdb-ae7d0cac8ce971f7108d270c1d3f8481919b1e86.zip gdb-ae7d0cac8ce971f7108d270c1d3f8481919b1e86.tar.gz gdb-ae7d0cac8ce971f7108d270c1d3f8481919b1e86.tar.bz2 |
sim: rename tconfig.in to tconfig.h
Rather than manually include tconfig.h when we think we'll need it (which
is error prone as it can define symbols we expect from config.h), have it
be included directly by config.h. Since we know we have to include that
header everywhere already, this will make sure tconfig.h isn't missed.
It should also be fine as tconfig.h is supposed to be simple and only set
up a few core defines for the target.
This allows us to stop symlinking it in place all the time and just use
it straight out of the respective source directory.
Diffstat (limited to 'sim/mips/tconfig.h')
-rw-r--r-- | sim/mips/tconfig.h | 27 |
1 files changed, 27 insertions, 0 deletions
diff --git a/sim/mips/tconfig.h b/sim/mips/tconfig.h new file mode 100644 index 0000000..95e66b4 --- /dev/null +++ b/sim/mips/tconfig.h @@ -0,0 +1,27 @@ +/* mips target configuration file. */ + +/* See sim-hload.c. We properly handle LMA. */ +#ifdef TARGET_TX3904 +#define SIM_HANDLES_LMA 1 +#else +#define SIM_HANDLES_LMA 0 +#endif + +/* Define this if the simulator supports profiling. + See the mips simulator for an example. + This enables the `-p foo' and `-s bar' options. + The target is required to provide sim_set_profile{,_size}. */ +#define SIM_HAVE_PROFILE + +/* Define this if the simulator uses an instruction cache. + See the h8/300 simulator for an example. + This enables the `-c size' option to set the size of the cache. + The target is required to provide sim_set_simcache_size. */ +/* #define SIM_HAVE_SIMCACHE */ + +/* Define this if the target cpu is bi-endian + and the simulator supports it. */ +#define SIM_HAVE_BIENDIAN + +/* MIPS uses an unusual format for floating point quiet NaNs. */ +#define SIM_QUIET_NAN_NEGATED |