diff options
| author | Andrew Cagney <cagney@redhat.com> | 1998-04-15 07:23:28 +0000 |
|---|---|---|
| committer | Andrew Cagney <cagney@redhat.com> | 1998-04-15 07:23:28 +0000 |
| commit | f3bdd368eaa9fca53364404bf3bcb0b547624d48 (patch) | |
| tree | 69034b8b1d53fb2689b92e779b88120ea561cb45 /sim/mips/sim-main.h | |
| parent | 7acc4e98d28c86c0fe0379f73aaba1a2f3444d1c (diff) | |
| download | gdb-f3bdd368eaa9fca53364404bf3bcb0b547624d48.zip gdb-f3bdd368eaa9fca53364404bf3bcb0b547624d48.tar.gz gdb-f3bdd368eaa9fca53364404bf3bcb0b547624d48.tar.bz2 | |
Debug tx19 built from igen sources.
Rework ifetch{16,32} to match the more recent do_load function.
Diffstat (limited to 'sim/mips/sim-main.h')
| -rw-r--r-- | sim/mips/sim-main.h | 8 |
1 files changed, 7 insertions, 1 deletions
diff --git a/sim/mips/sim-main.h b/sim/mips/sim-main.h index 2a80742..594a9f7 100644 --- a/sim/mips/sim-main.h +++ b/sim/mips/sim-main.h @@ -435,6 +435,7 @@ struct _sim_cpu { address_word dspc; /* delay-slot PC */ #define DSPC ((CPU)->dspc) +#if !WITH_IGEN /* Issue a delay slot instruction immediatly by re-calling idecode_issue */ #define DELAY_SLOT(TARGET) \ @@ -455,6 +456,11 @@ struct _sim_cpu { dotrace (SD, CPU, tracefh, 2, NIA, 4, "load instruction"); \ NIA = CIA + 8; \ } while (0) +#else +#define DELAY_SLOT(TARGET) NIA = delayslot32 (SD_, (TARGET)) +#define NULLIFY_NEXT_INSTRUCTION() NIA = nullify_next_insn32 (SD_) +#endif + /* State of the simulator */ unsigned int state; @@ -866,7 +872,7 @@ prefetch (SD, CPU, cia, CCA, pAddr, vAddr, DATA, hint) INLINE_SIM_MAIN (unsigned32) ifetch32 PARAMS ((SIM_DESC sd, sim_cpu *cpu, address_word cia, address_word vaddr)); #define IMEM32(CIA) ifetch32 (SD, CPU, (CIA), (CIA)) -unsigned16 ifetch16 PARAMS ((SIM_DESC sd, sim_cpu *cpu, address_word cia, address_word vaddr)); +INLINE_SIM_MAIN (unsigned16) ifetch16 PARAMS ((SIM_DESC sd, sim_cpu *cpu, address_word cia, address_word vaddr)); #define IMEM16(CIA) ifetch16 (SD, CPU, (CIA), ((CIA) & ~1)) #define IMEM16_IMMED(CIA,NR) ifetch16 (SD, CPU, (CIA), ((CIA) & ~1) + 2 * (NR)) |