aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/m16.igen
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2021-12-06 02:17:02 -0500
committerMike Frysinger <vapier@gentoo.org>2022-01-06 01:17:38 -0500
commitb331e677d748b322003d4f59eb0bd2ce3feada4b (patch)
tree503b5ffee9d67e7d258d15a3c30ac6c367f313bd /sim/mips/m16.igen
parent2875d098a59a72d3dd942d89901318aed6331cf6 (diff)
downloadgdb-b331e677d748b322003d4f59eb0bd2ce3feada4b.zip
gdb-b331e677d748b322003d4f59eb0bd2ce3feada4b.tar.gz
gdb-b331e677d748b322003d4f59eb0bd2ce3feada4b.tar.bz2
sim: mips: migrate to standard uintXX_t types
Move off the sim-specific unsignedXX types and to the standard uintXX_t types that C11 provides.
Diffstat (limited to 'sim/mips/m16.igen')
-rw-r--r--sim/mips/m16.igen4
1 files changed, 2 insertions, 2 deletions
diff --git a/sim/mips/m16.igen b/sim/mips/m16.igen
index 3641e36..1d53d18 100644
--- a/sim/mips/m16.igen
+++ b/sim/mips/m16.igen
@@ -454,7 +454,7 @@
*mips16:
*vr4100:
{
- unsigned32 temp = (basepc (SD_) & ~3) + (IMMED << 2);
+ uint32_t temp = (basepc (SD_) & ~3) + (IMMED << 2);
GPR[TRX] = EXTEND32 (temp);
}
@@ -463,7 +463,7 @@
*mips16:
*vr4100:
{
- unsigned32 temp = (basepc (SD_) & ~3) + EXTEND16 (IMMEDIATE);
+ uint32_t temp = (basepc (SD_) & ~3) + EXTEND16 (IMMEDIATE);
GPR[TRX] = EXTEND32 (temp);
}