aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/gencode.c
diff options
context:
space:
mode:
authorIan Lance Taylor <ian@airs.com>1997-08-26 17:12:31 +0000
committerIan Lance Taylor <ian@airs.com>1997-08-26 17:12:31 +0000
commit2af7b4a3fcb137be17f32df14af68e6ae7acf49a (patch)
treeb95ee1db831d3028c8b7703793367cd093b391f3 /sim/mips/gencode.c
parent3f221096b900df6efd0523d8ae45cb6f54cce89e (diff)
downloadgdb-2af7b4a3fcb137be17f32df14af68e6ae7acf49a.zip
gdb-2af7b4a3fcb137be17f32df14af68e6ae7acf49a.tar.gz
gdb-2af7b4a3fcb137be17f32df14af68e6ae7acf49a.tar.bz2
* i386.h (two_byte_segment_defaults): Correct base register 5 in
modes 1 and 2 to be ss rather than ds. From Gabriel Paubert <paubert@iram.es>.
Diffstat (limited to 'sim/mips/gencode.c')
0 files changed, 0 insertions, 0 deletions