aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/ChangeLog
diff options
context:
space:
mode:
authorGavin Romig-Koch <gavin@redhat.com>1998-06-09 15:54:05 +0000
committerGavin Romig-Koch <gavin@redhat.com>1998-06-09 15:54:05 +0000
commit2b5d87dfa462c4e55a989067791cf42e2c0c402c (patch)
tree70e4e1fc7dffd98bc931a2a8f85e806d4d4d0521 /sim/mips/ChangeLog
parent55ad270f9a83e116a50fc02a30ead9ccea026500 (diff)
downloadgdb-2b5d87dfa462c4e55a989067791cf42e2c0c402c.zip
gdb-2b5d87dfa462c4e55a989067791cf42e2c0c402c.tar.gz
gdb-2b5d87dfa462c4e55a989067791cf42e2c0c402c.tar.bz2
* mips.igen (SWC1) : Correct the handling of ReverseEndian
and BigEndianCPU.
Diffstat (limited to 'sim/mips/ChangeLog')
-rw-r--r--sim/mips/ChangeLog5
1 files changed, 5 insertions, 0 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index 93d77ba..ce00570 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -1,3 +1,8 @@
+Tue Jun 9 11:52:29 1998 Gavin Koch <gavin@cygnus.com>
+
+ * mips.igen (SWC1) : Correct the handling of ReverseEndian
+ and BigEndianCPU.
+
Tue Jun 9 11:40:57 1998 Gavin Koch <gavin@cygnus.com>
* configure.in (mips_fpu_bitsize) : Set this correctly for 32-bit mips