aboutsummaryrefslogtreecommitdiff
path: root/sim/m68hc11/ChangeLog
diff options
context:
space:
mode:
authorStephane Carrez <stcarrez@nerim.fr>2002-08-13 08:38:09 +0000
committerStephane Carrez <stcarrez@nerim.fr>2002-08-13 08:38:09 +0000
commit7230d80931209c515783b9b5bebaf7dde2c6362e (patch)
tree57097a6dc3ebb52fca8aef7dd727b98356f17d31 /sim/m68hc11/ChangeLog
parentdcceded28ac77cfef16492bf4b3fb3c0e19c0524 (diff)
downloadgdb-7230d80931209c515783b9b5bebaf7dde2c6362e.zip
gdb-7230d80931209c515783b9b5bebaf7dde2c6362e.tar.gz
gdb-7230d80931209c515783b9b5bebaf7dde2c6362e.tar.bz2
* dv-m68hc11.c (m68hc11cpu_io_read_buffer): Translate memory
bank window to some virtual address to read from extended memory. (m68hc11cpu_io_write_buffer): Likewise for writing. (attach_m68hc11_regs): When use_bank property is defined, attached to the 68HC12 16K memory bank window. * interp.c (sim_hw_configure): Create memory region for banked memory.
Diffstat (limited to 'sim/m68hc11/ChangeLog')
-rw-r--r--sim/m68hc11/ChangeLog13
1 files changed, 13 insertions, 0 deletions
diff --git a/sim/m68hc11/ChangeLog b/sim/m68hc11/ChangeLog
index 03f491f..a48fa5e 100644
--- a/sim/m68hc11/ChangeLog
+++ b/sim/m68hc11/ChangeLog
@@ -1,3 +1,16 @@
+2002-08-13 Stephane Carrez <stcarrez@nerim.fr>
+
+ * dv-m68hc11.c (m68hc11cpu_io_read_buffer): Translate memory
+ bank window to some virtual address to read from extended memory.
+ (m68hc11cpu_io_write_buffer): Likewise for writing.
+ (attach_m68hc11_regs): When use_bank property is defined, attached
+ to the 68HC12 16K memory bank window.
+
+2002-08-13 Stephane Carrez <Stephane.Carrez@nerim.fr>
+
+ * interp.c (sim_hw_configure): Create memory region for banked
+ memory.
+
2002-08-13 Stephane Carrez <Stephane.Carrez@nerim.fr>
* interp.c (sim_hw_configure): Connect port-X to cpu-write-port.